


HORNET-1-IPG

Revision Log

Ver	Date	Description	Author	Reviewer
1.0.A	2024-04-30	HORNET 1 initial version built upon HORNET 0.	J. Evia	A. Rios
1.1.A	2024-05-09	Apply minor fixes after RushPCB's DFM and DFA comments.	J. Evia	A. Rios
1.2.A	2024-05-10	Increase the minimum clearance to 2mil.	M. Ferreira	A. Rios
1.3.A	2024-05-14	Increase hole to hole clearance to 9mil.	M. Ferreira	A. Rios
1.4.A	2024-05-16	Apply impedance fixes after RushPCB's DFM comments.	M. Ferreira	A. Rios
1.5.A	2024-06-13	Improve Draftsman readability.	J. Evia	A. Rios

Design considerations

High Level Block Diagram



Mechanical & Miscellaneous

Fiducial Markers

BOTTOM

- X1 FIDUCIAL
- X2 FIDUCIAL
- X3 FIDUCIAL

TOP


- X4 FIDUCIAL
- X5 FIDUCIAL
- X6 FIDUCIAL

Mounting holes

- X7 HOLE, UNPLATED
- X8 HOLE, UNPLATED
- X9 HOLE, UNPLATED

Power Net Reference


WPT and Bat charge



Stim. Power Supplies



3.3 V Power Supplies



Page

Index

01	Cover
02	System
03	MCU
04	BLE Transreciver
05	Wireless Power Transfer
06	Battery Management
07	Power Management
08	Magnet Sensor
09	Impedance Meas. circuit
10	Analog Sensing
11	Stimulation
12	Electrode connections
13	Digital Sensing
14	Testing Fixture
15	Output Mutliplexing



FOCUS

Project:
HORNET-1-IPG.PrjPcb

Schematic: Cover Page

Ver: 1.5

Design by: Julian Evia


Date: 2024-06-13

Reviewed by: Alvaro Rios

Date: 2024-06-13


Comments:

System Block Diagram




STM32U5 MCU

Serial Debug Interface




DEBUG_UART_TX
DEBUG_UART_RX


Batt Monitor




Microcontroller



Power Management




Digital Sense





Wireless Power Transfer

Temperature CTRL




Rectification




STM32U585QII6Q

Internal reference is used for ADC, therefore VREF+ pin connected to GND with decoupling cap.


IMC




BLE




MUX Control



Stimulation




Sensing






Project: HORNET-1-IPG.PrjPcb	
Schematic: MCU	Ver: 1.5
Design by: Julian Evia	Date: 2024-06-13
Reviewed by: Alvaro Rios	Date: 2024-06-13
Comments: MCU Connections and adjacent circuit	

BLE Transceiver


BLE PWR Control



Debug Interface



Communication dedicated SOC




Interconnect


Inputs



Outputs



Communication



	Project: HORNET-1-IPG.PrjPcb	
	Schematic: BLE Transceiver	Ver: 1.5
	Design by: Julian Evia	Date: 2024-06-13
	Reviewed by: Alvaro Rios	Date: 2024-06-13
	Comments: BLE dedicated MCU and matching network.	

Wireless Power Transfer

Antenna and rectification

Protections

Interconnect

Outputs

VCHG_PG0OD VCHG_PG0OD

VRECT Mon Interface


VRECT_MON_EN MON_EN
VRECT_MON MON
VRECT_DET DET
VRECT_OVP OVP

Thermal CTRL Interface


THERM_REF REF
THERM_OUT OUT
THERM_OFST OFST

TEMP_EN TEMP_EN

Thermistor Interface




VCHG_RAIL Supply



FOCUS		Project: HORNET-1-IPG.PrjPcb
Schematic: Wireless Power Transfer		Ver: 1.5
Design by: Julian Evia		Date: 2024-06-13
Reviewed by: Alvaro Rios		Date: 2024-06-13
Comments: WPT Rx circuit, thermistor interface and line regulation		


Battery Management

Batteries




Charge control


Charge Controller 1




Battery 1 Over-Voltage Protection




Charge Controller 2



Battery 2 Over-Voltage Protection




IPG Battery Monitor




Interconnect

Batteries control interface




Charge control interface



Interconnect


Inputs



Outputs




Communication




Main supplies


DVDD Supply




VDDS Supply




VDDA Supply




HV Input Switch




HV Supply



HV Switch




Reset monitor



	Project: HORNET-1-IPG.PrjPcb	
	Schematic: Power Management	Ver: 1.5
	Design by: Julian Evia	Date: 2024-06-13
	Reviewed by: Alvaro Rios	Date: 2024-06-13
	Comments: 3.3V LDOs for digital and analog, and stimulation HV supply.	

Inputs

Outputs



VMAGNET

MAG OUT_n

M603
DMP21DSUFB4-7B

IPG turned OFF after T2 = 30s set by R603 and C601

R603
10M
1%

RC2_VC

MAG OUT

R604
10M
1%

C601
10uF
10V

TP604

VMAGNET


R602
10M
1%

IPG OFF


M604
DMN2990UFZ-7B

Impedance Measurement


Supply CTRL



Channel selection




Amplification




Interconnect

Inputs



Outputs



	Project: HORNET-1-IPG.PrjPcb	
	Schematic: Impedance Measurement Circuit	Ver: 1.5
	Design by: Julian Evia	Date: 2024-06-13
	Reviewed by: Alvaro Rios	Date: 2024-06-13
	Comments: Impedance Measurement Circuit.	


Sense Channels

Interconnect


Electrocardiograph

Electromyograph


ECG HR




ECG RR




EMG 1



EMG 2




Inputs




Outputs

Interfaces

ECG Monitors




EMG Monitors




		Project: HORNET-1-IPG.PrjPcb	
Schematic: Sensing		Ver: 1.5	
Design by: Julian Evia		Date: 2024-06-13	
Reviewed by: Alvaro Rios		Date: 2024-06-13	
Comments: EMG and ECGs Analog Front End.			


Pulse Guard







Enclosure



Stim Amplitude Control







Spinal Cord Stimulation CHs






STIM CH 1-4

Vagus Nerve Stimulation CHs




STIM CH 5-8


Inputs



Outputs



Communication





Electrodes

Interconnect


Enclosure

Enclosure

Channels



External Tip Jack Interface




	Project: HORNET-1-IPG.PrjPcb	
	Schematic: Electrodes	Ver: 1.5
	Design by: Julian Evia	Date: 2024-06-13
	Reviewed by: Alvaro Rios	Date: 2024-06-13
Comments: Feedthrough electrode connection with defibrillation and EMI protections.		


Digital Sense Channel

Interconnect


Inputs



Outputs




Communication




 FOCUS		Project: HORNET-1-IPG.PrjPcb	
Schematic: Digital Sense Channel		Ver: 1.5	
Design by: Julian Evia		Date: 18/12/2023	
Reviewed by: Alvaro Rios		Date: 2024-06-13	
Comments: External digital accelerometers I2C channel.			

Test Fixture


USB-C Connector




USB to Serial adaptor



3.7V LDOs




ESD Protections




Interconnect

Inputs




Outputs




	Project: HORNET-1-IPG.PrjPcb	
	Schematic: Test Fixture	Ver: 1.5
	Design by: Julian Evia	Date: 26/12/2023
	Reviewed by: Alvaro Rios	Date: 2024-06-13
	Comments: External text fixture for the IPG.	

Output Multiplexing

Level shifters




MUXs




Interconnect


Inputs



Outputs



Outputs



 FOCUS		Project: HORNET-1-IPG.PrjPcb	
Schematic: Output Multiplexing		Ver: 1 . 5	
Designed by: Julian Evia		Date: 29/12/2023	
Reviewed by: Alvaro Rios		Date: 2024-06-13	
Comments: Output/Input stage for the sensing and stim. channels			