


HORNET-IPG

Revision Log

Ver	Date	Description	Author	Reviewer
2.0.A	2025-04-02	HORNET 2 initial version built upon HORNET 1.	M. Ferreira	J. Evia
2.1.A	2025-04-10	Fix battery PTH position after MedAlly feedback.	M. Ferreira	J. Evia
2.1.B	2025-05-09	Implement DFM recommendations.	M. Ferreira	J. Evia

Design considerations

High Level Block Diagram



Mechanical & Miscellaneous

Fiducial Markers

BOTTOM

X100 FIDUCIAL
X101 FIDUCIAL
X102 FIDUCIAL

TOP

X103 FIDUCIAL
X104 FIDUCIAL
X105 FIDUCIAL

Mounting holes

X106 HOLE, UNPLATED
X107 HOLE, UNPLATED
X108 HOLE, UNPLATED

Power Net Reference

WPT and Bat charge

+VCARR
+VRECT
+VCHG_RAIL

+VBAT1R
+VBAT1F
+VBAT1SW

+VBAT2R
+VBAT2F
+VBAT2SW

Stim. Power Supplies

+HVIN
+HVOUT
+VPP

+DIDD
+VDDA
+VDDS

3.3 V Power Supplies


+V_UNREG

Page

Index


01	Cover
02	System
03	MCU
04	BLE Transreciver
05	Wireless Power Transfer
06	Battery Management
07	Power Management
08	Magnet Sensor
09	Impedance Meas. circuit
10	Analog Sensing
11	Stimulation
12	Electrode connections
13	Digital Sensing
14	Testing Fixture
15	Stim Channel Selection

System Block Diagram




STM32U5 MCU


Serial Debug Interface




Batt Monitor




Microcontroller




Power Management





Digital Sense




Wireless Power Transfer



Rectification




MCU PWR




STM32U585QII6Q

Internal reference is used for ADC, therefore VREF+ pin connected to GND with decoupling cap.


IMC




BLE




Serial FRAM




Charge control




Stimulation



Output Multiplexing




Sensing







		Project: HORNET-IPG.PrjPcb	
Schematic: MCU		Ver: 2.1	
Design by: M. Ferreira		Date: 2025-05-09	
Reviewed by: J. Evia		Date: 2025-05-09	
Comments: MCU Connections and adjacent circuit			

BLE Transceiver


BLE PWR Control



Debug Interface




Communication dedicated SOC



Interconnect


Inputs



Outputs



Communication



FOCUS

Project:
HORNET-IPG.PrjPcb

Schematic: BLE Transreciver

Ver: 2 .1

Design by: M. Ferreira

Date: 2025-05-09

Reviewed by: J. Evia

Date: 2025-05-09

Comments: BLE dedicated MCU and mathcing network.

Wireless Power Transfer

Antenna and rectification

Protections

Interconnect


Inputs




Outputs




VRECT Mon Interface




Thermal CTRL Interface



Thermistor Interface




VCHG_RAIL Supply



 FOCUS		Project: HORNET-IPG.PrjPcb	
Schematic: Wireless Power Transfer		Ver: 2.1	
Design by: M. Ferreira		Date: 2025-05-09	
Reviewed by: J. Evia		Date: 2025-05-09	
Comments: WPT Rx circuit, thermistor interface and line regulation			

Battery Management


Batteries



Charge control


Charge Controller 1

Battery 1 Over-Voltage Protection




Charge Controller 2

Battery 2 Over-Voltage Protection




IPG Battery Monitor




Interconnect

Batteries control interface



Charge control interface



FOCUS	Project: HORNET-IPG.PrjPcb
Schematic: Battery Management	Ver: 2.1
Design by: M. Ferreira	Date: 2025-05-09
Reviewed by: J. Evia	Date: 2025-05-09
Comments: Battery charge control and IPG main power switch.	

A

B

C

D

A


B

C

D

Interconnect


Inputs



Outputs




Communication




Main supplies


Power Supply Selection




DVDD Supply




VDDS Supply




VDDA Supply




HV Input Switch




HV Supply



HV Switch




Reset monitor



	Project: HORNET-IPG.PrjPcb
Schematic: Power Management	Ver: 2.1
Design by: M. Ferreira	Date: 2025-05-09
Reviewed by: J. Evia	Date: 2025-05-09
Comments: 3.3V LDOs for digital and analog, and stimulation HV supply.	


Magnet Sensor



Interconnect

Inputs


Outputs




	Project: HORNET-IPG.PrjPcb	
	Schematic: Magnet Sensor	Ver: 2 .1
	Design by: M. Ferreira	Date: 2025-05-09
	Reviewed by: J. Evia	Date: 2025-05-09
	Comments: Magnet detection IPG automatic power switch.	

Impedance Measurement


Channel selection



DC Filter and Input attenuation




Amplification




Interconnect


Inputs




Outputs



Supply Ctrl





HPF IMC DC voltage





	Project: HORNET-IPG.PrjPcb	
	Schematic: Impedance Measurement Circuit	Ver: 2.1
	Design by: M. Ferreira	Date: 2025-05-09
	Reviewed by: J. Evia	Date: 2025-05-09
	Comments: Impedance Measurement Circuit.	

Sense Channels

Electrocardiograph




Electroneurograph



Interconnect


Inputs




Outputs

Interfaces

ECG Monitors



ENG Monitors




	Project: HORNET-IPG.PrjPcb
Schematic: Sensing	Ver: 2.1
Design by: M. Ferreira	Date: 2025-05-09
Reviewed by: J. Evia	Date: 2025-05-09
Comments: EMG and ECGs Analog Front End.	

Stimulation


Stim Amplitude Control

Spinal Cord Stimulation

Vagus Nerve Stimulation




Pulse Guard




Interconnect


Inputs



Outputs




Communication




	Project: HORNET-IPG.PrjPcb	
	Schematic: Stimulation	Ver: 2.1
	Design by: M. Ferreira	Date: 2025-05-09
	Reviewed by: J. Evia	Date: 2025-05-09
	Comments: Vague and sacral nerve stimulation channels.	

Electrodes



External Tip Jack Interface







Interconnect

Enclosure



Channels




	Project: HORNET-IPG.PrjPcb	
	Schematic: Electrodes	Ver: 2.1
	Design by: M. Ferreira	Date: 2025-05-09
	Reviewed by: J. Evia	Date: 2025-05-09
Comments: Feedthrough electrode connection with defibrillation and EMI protections.		


Digital Sense Channel

Interconnect


Inputs



Outputs



Communication







	Project: HORNET-IPG.PrjPcb	
	Schematic: Digital Sense Channel	Ver: 2.1
	Design by: M. Ferreira	Date: 18/12/2023
	Reviewed by: J. Evia	Date: 2025-05-09
	Comments: External digital accelerometers I2C channel.	


Test Fixture

USB to Serial adaptor



USB-C Connector



ESD Protections




3.7V LD0s




Interconnect

Inputs



Outputs




 FOCUS	Project: HORNET-IPG.PrjPcb	
	Schematic: Test Fixture	Ver: 2.1
	Design by: M. Ferreira	Date: 26/12/2023
	Reviewed by: J. Evia	Date: 2025-05-09
	Comments: External text fixture for the IPG.	

Stimulation channel selection


Interconnect

Output Muxes




Level shifters are necessary to decrease power consumption of the muxes by driving the digital signals with a lower voltage than VPP.


Mux Digital Lv1 Shifters



Inputs




Outputs



 FOCUS	Project: HORNET-IPG.PrjPcb	
Schematic: Output Multiplexing		Ver: 2 .1
Design by: M. Ferreira		Date: 29/12/2023
Reviewed by: J. Evia		Date: 2025-05-09
Comments: Output/Input stage for the sensing and stim. channels		

view from Bottom side (Scale 4:1)



Assembly Reference Bottom

 FOCUS		Project: HORNET-IPG.PrjPcb	
Title: Draftman		Ver: 2.1	
Design by: M. Ferreira		Date: *	
Reviewed by: J. Evia		Date: 2025-05-09	
Comments:			


Inspection and Acceptance Criteria

- 14. Acceptance criteria for PCBAs shall be per IPC-A-610 Class 2.
- 15. A 100% visual inspection shall be made per visual criteria in IPC-610 for class 2 assemblies.

Packaging & Shipping/Handling

- 16. Shipping preparation shall be in accordance with the best industry practice to provide adequate protection against damage and contamination.
- 17. Shall be individually packaged in ESD-safe materials, labeled as follows. Format is DATE-QUANTITY-LOT_NUMBER-HORNET-2-IPG-2.1.B. QUANTITY is the amount of assembled PCBs in the package. For example, 2025-01-17_05_0001_HORNET-2-IPG-2.1.B.
- 18. The PCBs shall be packaged to provide adequate protection against damage, contaminations or degradation during handling/storage/shipping.


View from Left side (Scale 1:1)




View from Right side (Scale 1:1)



View from Front side (Scale 1:1)




View from Back side (Scale 1:1)




Isometric Views

View from Front side (Scale 1:1)




View from Back side (Scale 1:1)



 FOCUS		Project: HORNET-IPG.PrjPcb	
Title: Draftman		Ver: 2.1	
Design by: M. Ferreira		Date:*	
Reviewed by: J. Evia		Date: 2025-05-09	
Comments:			

Dimensions



 FOCUS	Project: HORNET-IPG.PrjPcb	
	Title: Draftman	Ver: 2.1
Design by: M. Ferreira	Date:*	
Reviewed by: J. Evia	Date: 2025-05-09	
Comments:		