


REV	DESCRIPTION	DATE	BY
A	<p>FEATURE CHANGES</p> <ol style="list-style-type: none"> Added 4 port LS/FS/HS HUB to provide four USB Host ports. Made connection for the 1.8V rail on the USB PHY to go to VAUX2. Added camera connector that is compatible to the Leopard Imaging Camera modules. Added power rmanagement capabilities to allow shut down of serial port, DVI-D, and power LED. Switched to DM3730 processor and 512MB memory. Added ability to turn off 26MHZ oscillator. Increased overall board size to accomodate the changes. Changed serial connector to a female DB9. Added a 10/100 Ethernet port. 	8/31/09	GC
A1	<ol style="list-style-type: none"> Disabled the DVI-D powerdown due to use of wrong GPIO pin. Pin is in the MMC group and it cannot be switched to 1.8V without impacting the SD card slot. Disables HUB reset due to a timing issue with SW. When active the LAN9514 would not work correctly and the Ethernet function is broken. 	5/13/10	GC
A2	<ol style="list-style-type: none"> Changed C9 to DNI and changed R34, 4.7K to installed to enable the S-Video operation. 	6/15/10	GC
A3	<p>NO MAJOR FEATURE CHANGES.</p> <ol style="list-style-type: none"> PCB Layout changes. Added R157 in series with MMC2_CLK. Added R158 to isolate shunt FET to reduce power in DC mode. Added optional pullup resistors on I2C2_SCL and I2C_SDA into the layout. Moved DVI_PUP signal to TPS65950. Previous location could not be used due to a conflict with the MMC function on the pins. 	6/23/10	GC
B	<p>NO MAJOR FEATURE CHANGES.</p> <ol style="list-style-type: none"> Changed DM3730 from an ES1.0 to a ES1.1. 	10/26/2010	GC
C	<p>REPLACED OVERVOLTAGE CIRCUIT</p> <ol style="list-style-type: none"> Deleted U19, U31, and U32. Deleted C214 and C212. Added new U31 and U32, a NCP349MNAE overvoltage protection device. <p>ADDED DC POWER DETECTION</p> <ol style="list-style-type: none"> Moved Q2A to level shift nUSB_PWR. Connected Q2A output to the TPS65950 GPIO as indication that the board is DC powered when LOW. <p>CHANGED SD CONNECTOR DUE TO EOL OF CURRENT PART.</p> <ol style="list-style-type: none"> Replaced uSD connector with new part number. Delete C188, R131, R133,R132,R134,R152,R153,R15,R144,R120,C211. <p>CHANGED PROCESSOR TO ES1.2</p> <p>CHANGED USB HUB DEFAULT MODE</p> <ol style="list-style-type: none"> Changed DC control of HUB to come up OFF. Requires SW to activate. 	12/7/2010	GC


CONTENTS	
PAGE NO.	SCHEMATIC PAGE
1	COVER PAGE
2	USB OTG CONNECTOR AND MAIN POWER
3	PROCESSOR 1 OF 3
4	PROCESSOR 2 OF 3, JTAG, SWITCHES, LEDS, SVIDEO
5	PROCESSOR 3 OF 3
6	PMIC, AUDIO JACKS, CLOCKS
7	PMIC, POWER RAILS
8	MICROSD, RS232,CAMERA,EXPANSION
9	DVI-D, LCD EXPANSION
10	USB HOST, HUB, ETHERNET

This schematic is ***NOT SUPPORTED*** and DOES NOT constitute a reference design. Only "community" support is allowed via resources at BeagleBoard.org/discuss.

THERE IS NO WARRANTY FOR THIS DESIGN , TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU. SHOULD THE DESIGN DESIGN PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.


beagleboard.org

Title		
BeagleBoard-xM Cover Page		
Size	Document Number	Rev
B	450-5100-001	C
Date: Tuesday, January 11, 2011		Sheet 1 of 10




Title		
BeagleBoard-xM USB OTG and Power		
Size	Document Number	Rev
B	400-5100-001	C
Date:	Monday, January 03, 2011	Sheet 2 of 10

DM3730 ES1.2

U4A

- × H10 SDR_C_BA1
- × H9 SDR_C_BA0
- × E1 SDR_C_A14
- × E2 SDR_C_A13
- × D1 SDR_C_A12
- × D2 SDR_C_A11
- × D3 SDR_C_A10
- × D4 SDR_C_A9
- × C1 SDR_C_A8
- × C2 SDR_C_A7
- × C3 SDR_C_A6
- × D5 SDR_C_A5
- × C4 SDR_C_A4
- × C5 SDR_C_A3
- × B3 SDR_C_A2
- × B4 SDR_C_A1
- × A4 SDR_C_A0
- × H14 SDR_C_nRAS
- × H13 SDR_C_nCAS
- × H15 SDR_C_nWE
- × A13 SDR_C_CLK
- × A14 SDR_C_nCLK
- × H17 SDR_C_CKE1
- × H16 SDR_C_CKE0
- × H12 SDR_C_nCS1
- × H11 SDR_C_nCS0
- × C20 SDR_C_DM3
- × B11 SDR_C_DM2
- × A16 SDR_C_DM1
- × B7 SDR_C_DM0
- × A20 SDR_C_DQS3
- × A10 SDR_C_DQS2
- × A17 SDR_C_DQS1
- × A6 SDR_C_DQS0



- 9 DSS_DX0
- 9 DSS_DX1
- 9 DSS_DX2
- 9 DSS_DX3
- 9 DSS_DX4
- 9 DSS_DX5
- 9 DSS_D6
- 9 DSS_D7
- 9 DSS_D8
- 9 DSS_D9
- 9 DSS_D10
- 9 DSS_D11
- 9 DSS_D12
- 9 DSS_D13
- 9 DSS_D14
- 9 DSS_D15
- 9 DSS_D16
- 9 DSS_D17
- 9 DSS_D0
- 9 DSS_D1
- 9 DSS_D2
- 9 DSS_D3
- 9 DSS_D4
- 9 DSS_D5
- 9 DSS_PCLK
- 9 DSS_HSYNC
- 9 DSS_VSYNC
- 9 DSS_ACBIAS


- 8 MMC1_CLKO
- 8 MMC1_CMD
- 8 MMC1_DAT0
- 8 MMC1_DAT1
- 8 MMC1_DAT2
- 8 MMC1_DAT3

- 8 MMC2_CLKO
- 8 MMC2_CMD
- 8 MMC2_DAT0
- 8 MMC2_DAT1
- 8 MMC2_DAT2
- 8 MMC2_DAT3
- 8 MMC2_DAT4
- 8 MMC2_DAT5
- 8 MMC2_DAT6
- 8 MMC2_DAT7


- AG22 DSS_D0/DX0/UART1_CTS/DSSVENC656_DATA0/GPIO_70
- AH22 DSS_D1/DY0/UART1_RTS/DSSVENC656_DATA1/GPIO_71
- AG23 DSS_D2/DX1/DSSVENC656_DATA2/GPIO_72
- AH23 DSS_D3/DY1/DSSVENC656_DATA3/GPIO_73
- AG24 DSS_D4/DX2/UART3_RX_IRRX/DSSVENC656_DATA4/GPIO_74
- AH24 DSS_D5/DY2/UART3_TX_IRTX/DSSVENC656_DATA5/GPIO_75
- E26 DSS_D6/UART1_TX/DSSVENC656_DATA6/GPIO_76/HW_DBG14
- F28 DSS_D7/UART1_RX/DSSVENC656_DATA7/GPIO_77/HW_DBG15
- F27 DSS_D8/GPIO_78/HW_DBG16
- G26 DSS_D9/GPIO_79/HW_DBG17
- AD28 DSS_D10/SDI_DAT1N/GPIO_80
- AD27 DSS_D11/SDI_DAT1P/GPIO_81
- AB28 DSS_D12/SDI_DAT2N/GPIO_82
- AB27 DSS_D13/SDI_DAT2P/GPIO_83
- AA28 DSS_D14/SDI_DAT3N/GPIO_84
- AA27 DSS_D15/SDI_DAT3P/GPIO_85
- G25 DSS_D16/GPIO_86
- H27 DSS_D17/GPIO_87
- H26 DSS_D18/SDI_VSYNC/McSPI3_CLK/DSS_D0/GPIO_88
- H25 DSS_D19/SDI_HSYNC/McSPI3_SIMO/DSS_D1/GPIO_89
- E28 DSS_D20/SDI_DEN/McSPI3_SOMI/DSS_D2/GPIO_90
- J26 DSS_D21/SDI_STP/McSPI3_CS0/DSS_D3/GPIO_91
- AC27 DSS_D22/SDI_CLKP/McSPI3_CS1/DSS_D4/GPIO_92
- AC28 DSS_D23/SDI_CLKN/DSS_D5/GPIO_93
- D28 DSS_PCLK/GPIO_66/HW_DBG12
- D26 DSS_HSYNC/GPIO_67/HW_DBG13
- D27 DSS_VSYNC/GPIO_68
- E27 DSS_ACBIAS/GPIO_69
- M28 MMC1_CLK/MS_CLK/GPIO_120
- M27 MMC1_CMD/MS_BS/GPIO_121
- N27 MMC1_DAT0/MS_DAT0/GPIO_122
- N26 MMC1_DAT1/MS_DAT1/GPIO_123
- N25 MMC1_DAT2/MS_DAT2/GPIO_124
- P28 MMC1_DAT3/MS_DAT3/GPIO_125
- P27 MMC1_DAT4/SIM_IO/GPIO_126
- P26 MMC1_DAT5/SIM_CLK/GPIO_127
- R27 MMC1_DAT6/SIM_PWRCTRL/GPIO_128
- R25 MMC1_DAT7/SIM_RST/GPIO_129
- AE2 MMC2_CLK/McSPI3_CLK/GPIO_130
- AG5 MMC2_CMD/McSPI3_SIMO/GPIO_131
- AH5 MMC2_DAT0/McSPI3_SOMI/GPIO_132
- AH4 MMC2_DAT1/GPIO_133
- AG4 MMC2_DAT2/McSPI3_CS1/GPIO_134
- AF4 MMC2_DAT3/McSPI3_CS0/GPIO_135
- AE4 MMC2_DAT4/MMC2_DIR_DAT0/MMC3_DAT0/GPIO_136
- AH3 MMC2_DAT5/MMC2_DIR_DAT1/CAM_GLOBAL_RESET/MMC3_DAT1/GPIO_137/HSUSB3_TLL_STP/MM3_RXDP
- AF3 MMC2_DAT6/MMC2_DIR_CMD/CAM_SHUTTER/MMC3_DAT2/GPIO_138/HSUSB3_TLL_DIR
- AE3 MMC2_DAT7/MMC2_CLKIN/MMC3_DAT3/GPIO_139/HSUSB3_TLL_NXT/MM3_RXDM

- SDRC_D31
- SDRC_D30
- SDRC_D29
- SDRC_D28
- SDRC_D27
- SDRC_D26
- SDRC_D25
- SDRC_D24
- SDRC_D23
- SDRC_D22
- SDRC_D21
- SDRC_D20
- SDRC_D19
- SDRC_D18
- SDRC_D17
- SDRC_D16
- SDRC_D15
- SDRC_D14
- SDRC_D13
- SDRC_D12
- SDRC_D11
- SDRC_D10
- SDRC_D9
- SDRC_D8
- SDRC_D7
- SDRC_D6
- SDRC_D5
- SDRC_D4
- SDRC_D3
- SDRC_D2
- SDRC_D1
- SDRC_D0
- GPMC_A10/SYS_nDMAREQ3/GPIO_43
- GPMC_A9/SYS_nDMAREQ2/GPIO_42
- GPMC_A8/GPIO_41
- GPMC_A7/GPIO_40
- GPMC_A6/GPIO_39
- GPMC_A5/GPIO_38
- GPMC_A4/GPIO_37
- GPMC_A3/GPIO_36
- GPMC_A2/GPIO_35
- GPMC_A1/GPIO_34
- GPMC_D15/GPIO_51
- GPMC_D14/GPIO_50
- GPMC_D13/GPIO_49
- GPMC_D12/GPIO_48
- GPMC_D11/GPIO_47
- GPMC_D10/GPIO_46
- GPMC_D9/GPIO_45
- GPMC_D8/GPIO_44
- GPMC_D7
- GPMC_D6
- GPMC_D5
- GPMC_D4
- GPMC_D3
- GPMC_D2
- GPMC_D1
- GPMC_D0
- GPMC_nCS0
- GPMC_nCS1/GPIO_52
- GPMC_nCS2/GPIO_53
- GPMC_nCS3/SYS_nDMAREQ0/GPIO_54
- GPMC_nCS4/SYS_nDMAREQ1/McBSP4_CLKX/GPT9_PWM_EVT/GPIO_55
- GPMC_nCS5/SYS_nDMAREQ2/McBSP4_DR/GPT10_PWM_EVT/GPIO_56
- GPMC_nCS6/SYS_nDMAREQ3/McBSP4_DX/GPT11_PWM_EVT/GPIO_57
- GPMC_nCS7/GPMC_ODIR/McBSP4_FSX/GPT8_PWM_EVT/GPIO_58
- GPMC_CLK/GPIO_59
- GPMC_nWE
- GPMC_nOE
- GPMC_nADV_ALE
- GPMC_nBE0_CLE/GPIO_60
- GPMC_nBE1/GPIO_61
- GPMC_nWP/GPIO_62
- GPMC_WAIT0
- GPMC_WAIT1/GPIO_63
- GPMC_WAIT2/GPIO_64
- GPMC_WAIT3/SYS_nDMAREQ1/GPIO_65
- UART2_CTS/McBSP3_DX/GPT9_PWMEVT/GPIO_144
- UART2_RTS/McBSP3_DR/GPT10_PWMEVT/GPIO_145
- UART2_TX/McBSP3_CLKX/GPT11_PWMEVT/GPIO_146
- UART2_RX/McBSP3_FSX/GPT8_PWMEVT/GPIO_147
- UART3_CTS_RCTX/GPIO_163
- UART3_RTS_SD/GPIO_164
- UART3_RX_IRRX/GPIO_165
- UART3_TX_IRTX/GPIO_166
- K3
- L3
- M3
- N3
- R3
- T3
- K4
- L4
- M4
- N4
- Y1
- W1
- T2
- R2
- P1
- K2
- H2
- W2
- V2
- V1
- T1
- P2
- L2
- L1
- K1
- G4
- H3
- V8
- U8
- T8
- R8
- P8
- N8
- T4
- F4
- G2
- F3
- G3
- U3
- H1
- M8
- L8
- K8
- J8
- AB26
- AB25
- AA25
- AD25
- H18
- H19
- H20
- H21

- C21
- B21
- A21
- D20
- B20
- B19
- A19
- C18
- D14
- B13
- A11
- C12
- D12
- C11
- B10
- D11
- D18
- B17
- C17
- D17
- B16
- C15
- B14
- C14
- A9
- B9
- A7
- C9
- C8
- B6
- C6
- D6
- K3
- L3
- M3
- N3
- R3
- T3
- K4
- L4
- M4
- N4
- Y1
- W1
- T2
- R2
- P1
- K2
- H2
- W2
- V2
- V1
- T1
- P2
- L2
- L1
- K1
- G4
- H3
- V8
- U8
- T8
- R8
- P8
- N8
- T4
- F4
- G2
- F3
- G3
- U3
- H1
- M8
- L8
- K8
- J8
- AB26
- AB25
- AA25
- AD25
- H18
- H19
- H20
- H21




- HUB_RESET 10
- DMAREQ3 8
- MCBSP3_DX 8
- MCBSP3_DR 8
- MCBSP3_CLKX 8
- USB2HS_nRST 10
- UART3_RX 8
- UART3_TX 8



beagleboard.org


Title		
BeagleBoard-xM Processor 1 of 3		
Size	Document Number	Rev
B	400-5100-001	C
Date: Friday, December 17, 2010		Sheet 3 of 10






S1 in the default configuration is set as a USER BUTTON connected to GPIO4 only. It will not be used for boot configuration control. In the event the board is built with NAND, the USER Switch can be reconfigured for it's original purpose.

Pressing and releasing S2 will reset the ARM Processor.







Title		
BeagleBoard-xM Processor 3 of 3		
Size	Document Number	Rev
C	400-5100-001	C
Date:	Friday, December 17, 2010	Sheet 5 of 10









Title: BeagleBoard-xM PMIC, AUDIO JACKS, CLOCKS		
Size: B	Document Number: 400-5100-001	Rev: C
Date: Monday, January 03, 2011	Sheet 6 of 10	



Domain	Type	Voltage	Current
External			
VDD1	SMPS	0.6V to 1.45V	1100mA
VDD2	SMPS	0.6V to 1.45V/1.5V	600mA
VIO	SMPS	1.8V / 1.85V	600mA
VRES	CP	4.8V	100mA
Vaux1	LDO	2.5V/2.8V/3.0V	200mA
Vaux2	LDO	1.0V/1.2V/1.5V/1.8V/2.5V/2.8V	100mA
Vaux3	LDO	1.5V/1.8V/2.5V/2.8V	200mA
Vaux4	LDO	0.7V/1.0V/1.2V/1.5V/1.8V/2.5V/2.8V	100mA
Vaux5	LDO	1.85V/2.85V/3.0V/3.15V	220mA
Vaux6	LDO	1.85V/2.8V/3.0V/3.15V	100mA
Vaux7	LDO	1.8V	10mA
Vaux8	LDO	1.8V	10mA
Vaux9	LDO	1.8V/2.8V/3.0V	50mA
Vaux10	LDO	1.2V/1.3V/1.8V	65mA
Vaux11	LDO	1.0V/1.2V/1.5V/1.8V	40mA
Vaux12	LDO	0.7V/1.0V/1.2V/1.5V/1.8V	60mA
Internal			
VRES	LDO	3.1V	15mA
VRES_1P5	LDO	1.5V	30mA
VRES_1P8	LDO	1.8V	30mA
VRES_1P5	LDO	1.5V	50mA
VRES_1P8	LDO	1.8V	50mA
VRES_2P5	LDO	2.5V/2.75V	250mA
VRES	LDO	1.5V	






beagleboard.org

Title: BeagleBoard-xM uSD, CAMERA, EXPANSION, & UART

Size	Document Number	Rev
B	400-5100-001	C
Date:	Monday, January 03, 2011	Sheet 8 of 10

24BIT MODE ONLY
REFER TO THE PROCESSOR
TECHNICAL REFERENCE MANUAL
FOR OTHER MODES

On the processor, there is a shift in the location of DSS0-5 and DSS18-23 that is required in order to run at the maximum frequency on the DSS interface. The naming of the signals take into account this shift. If there is a need to revert back to the standard configuration, remove RP7 and RP2 and install RP1 and RP5.




DVI-D Interface


LCD RGB Interface

DDC I2C Interface



Title		
BeagleBoard-xM DVI-D, LCD EXPANSION		
Size	Document Number	Rev
B	400-5100-001	C
Date:	Friday, December 17, 2010	Sheet 9 of 10





Title		
BeagleBoard-xM USB HOST, HUB, ETHERNET		
Size	Document Number	Rev
C	400-5100-001	C
Date:	Monday, January 03, 2011	Sheet 10 of 10