

## AR9341 Highly-Integrated and Feature-Rich IEEE 802.11n 2x2 2.4 GHz Premium SoC for Advanced WLAN Platforms

### General Description

The Atheros AR9341 is a highly integrated and feature-rich IEEE 802.11n 2x2 2.4 GHz System-on-a-Chip (SoC) for advanced WLAN platforms.

It includes a MIPS 74Kc processor, five port IEEE 802.3 Fast Ethernet Switch with MAC/PHY, one USB 2.0 MAC/PHY, and external memory interface for serial Flash, SDRAM, DDR1 or DDR2, I<sup>2</sup>S/SPDIF-Out audio interface, SLIC VOIP/PCM interface, two UARTs, and GPIOs that can be used for LED controls or other general purpose interface configurations.

The AR9341 supports 802.11n operations up to 144 Mbps for 20 MHz and 300 Mbps for 40 MHz respectively, and 802.11b/g data rates.

Additional features include Maximal Likelihood (ML) decoding, Low-Density Parity Check (LDPC), Maximal Ratio Combining (MRC), Tx Beamforming (TxBF), and On-Chip One-Time Programmable (OTP) memory.

The AR9341 supports booting from NOR flash.

When connecting the AR9341 to an external host through the USB Device interface, the AR9341 can offload the host CPU from computation-intensive functions, allowing it to focus on its dedicated tasks.

### Features

- 74Kc MIPS processor with 64 KB I-Cache and 32 KB D-Cache, operating at up to 533 MHz
- External 16-bit DDR1, DDR2 operating at up to 200 MHz (400 M transfers/sec), or 16-bit SDRAM memory interface operating at up to 200 MHz
- SPI NOR Flash memory support

10/100 Ethernet Switch with five IEEE 802.3

802.3az Energy Efficient Ethernet compliant  
 Hardware-based NAT & ACL accelerators for


One USB 2.0 controller with built-in MAC/PHY supports Host or Device mode  
 Boot from external CPU via USB, eliminating

S/SPDIF-out audio interface

One low-speed UART (115 Kbps), one high-speed UART (3 Mbps), and multiple GPIO pins for general purpose I/O  
 Fully integrated RF Front-End including PAs

Optional external LNA/PA  
 25 MHz or 40 MHz reference clock input  
 1.2 V switching regulator  
 Advanced power management with dynamic clock switching for ultra-low power modes  
 150-pin dual-row LPCC package

### AR9341 System Block Diagram





## Table of Contents

<b>1 Pin Descriptions .....</b>	<b>19</b>	<b>3 Ethernet Subsystem .....</b>	<b>47</b>
<b>2 Functional Description .....</b>	<b>27</b>	3.1 GMAC0 and GMAC1 .....	47
2.1 Functional Block Diagram .....	27	3.1.3 Ingress and Egress Flow of Data and Control Information .....	49
2.2 Bootstrap Options .....	29	3.2 GMAC Descriptor Structure: Rx .....	50
2.3 RESET .....	30	3.2.1 Start Address for Packet Data (PKT_START_ADDR) .....	50
2.4 PLL and Clock Control .....	31	3.2.2 Packet Size and Flags (PKT_SIZE) .....	50
2.4.1 Full Chip Clocking Structure ....	31	3.2.3 Start Address Packet Data (PKT_START_ADDR) .....	51
2.4.1 CPU PLL .....	32	3.3 GMAC Descriptor Structure: Tx .....	51
2.4.2 DDR PLL .....	32	3.3.1 Start Address for Packet Data (PKT_START_ADDR) .....	51
2.4.3 Audio PLL .....	33	3.3.2 Packet Size and Flags (PKT_SIZE) .....	
2.5 MIPS Processor .....	33	3.3.3 Start Address Packet Data (PKT_START_ADDR) .....	52
2.5.1 Configuration .....	33	3.4 NAT LUT Structure: Ingress and Egress .....	
2.6 Address MAP .....	33	3.5 Hardware Ager: Ingress and Egress ...	54
2.7 DDR Memory Controller .....	34	3.6 Setup and Data/Packet Flow .....	54
2.7.1 DDR Configurations .....	34	3.6.1 Ingress .....	54
2.7.2 Address Mapping .....	35	3.6.2 Egress .....	55
2.7.3 Refresh .....	35	3.7 ACL .....	56
2.8 SLIC .....	36	3.7.1 ACL Data Structure .....	56
2.8.1 Overview .....	36	3.7.2 Global Rules .....	58
2.8.2 SLIC Interface .....	36	3.7.3 Entry Programming .....	59
2.8.3 Transmit .....	36	3.7.4 ACL Programming and Software Flow .....	59
2.8.4 Receive .....	36	3.8 Ethernet Switch .....	61
2.8.5 SLIC Interface Signals .....	37	3.9 Five-Port Ethernet Switch .....	61
2.8.6 SLIC Master and Slave Modes ..	37	3.9.1 Overview .....	61
2.9 Segmentation/Desegmentation/Checksum Accelerator	38	3.9.2 Basic Switch Operation .....	62
2.10 GPIO .....	40	3.9.3 Media Access Controllers (MAC) .....	62
2.10.1 GPIO Output .....	41	3.9.4 ACL .....	62
2.10.2 GPIO Input .....	43	3.9.5 Register Access .....	63
2.11 Serial Flash SPI/ROM .....	44	3.9.6 LED Control .....	63
2.11.1 SPI Operations .....	44	3.9.7 VLANs .....	64
2.11.2 Write Enable .....	44	3.9.8 IEEE Port Security .....	64
2.11.3 Page Program .....	44	3.9.9 Mirroring .....	64
2.11.4 Page Read .....	44	3.9.10 Broadcast/Multicast/Unknown .....	
2.12 High-Speed UART Interface .....	45		
2.12.1 Transmit (Tx) .....	45		
2.12.2 Receive (Rx) .....	45		
2.13 Low-Speed UART Interface .....	45		
2.14 USB 2.0 Interface .....	46		

Unicast .....	64	<b>7 Radio Block .....</b>	<b>97</b>
3.9.11 IGMP/MLD Snooping .....	64	7.1 Receiver (Rx) Block .....	98
3.9.12 Spanning Tree .....	65	7.2 Transmitter (Tx) Block .....	99
3.9.13 MIB/Statistics Counters .....	65	7.3 Synthesizer (SYNTH) Block .....	100
3.9.14 Atheros Header Configuration .....	67	7.4 Bias/Control (BIAS) Block .....	100
3.9.15 IEEE 802.3 Reserved Group Addresses Filtering Control .....	67	<b>8 Register Descriptions .....</b>	<b>101</b>
3.9.16 PPPoE Header Removal .....	68	8.1 DDR Registers .....	102
<b>4 Audio Interface .....</b>	<b>69</b>	8.1.1 DDR DRAM Configuration (DDR_CONFIG) .....	103
4.1 Overview .....	69	8.1.2 DDR DRAM Configuration 2 (DDR_CONFIG2) .....	103
4.2 Audio PLL .....	69	(DDR_MODE_REGISTER) .....	103
4.3 I <sup>2</sup> S Interface .....	70	(DDR_EXTENDED_MODE_REGIS TER) .....	104
4.3.1 External DAC .....	70	8.1.5 DDR Control (DDR_CONTROL) .	
4.3.2 Sample Sizes and Rates .....	70	8.1.6 DDR Refresh Control and Configuration (DDR_REFRESH) .	
4.3.3 Stereo Software Interface .....	70	8.1.7 DDR Read Data Capture Bit Mask (DDR_RD_DATA_THIS_CYCLE)	
4.4 SPDIF INTERFACE .....	70	8.1.8 DQS Delay Tap Control for Byte 0 (TAP_CONTROL_0) .....	105
4.5 Mailbox (DMA Controller) .....	71	8.1.9 DQS Delay Tap Control for Byte 1 (TAP_CONTROL_1) .....	105
4.5.1 Mailboxes .....	71	8.1.10 DQS Delay Tap Control for Byte 2 (TAP_CONTROL_2) .....	105
4.5.2 MBOX DMA Operation .....	71	8.1.11 DQS Delay Tap Control for Byte 3 (TAP_CONTROL_3) .....	106
4.5.3 Software Flow Control .....	72	8.1.12 GMAC0 Interface Write Buffer (DDR_WB_FLUSH_GMAC0) .	106
4.5.4 Mailbox Error Conditions .....	72	8.1.13 GMAC1 Interface Write Buffer Flush (DDR_WB_FLUSH_GMAC1) .	106
4.5.5 MBOX-Specific Interrupts .....	72	8.1.14 USB Interface Write Buffer Flush (DDR_WB_FLUSH_USB) .....	106
<b>5 WLAN Medium Access Control (MAC) 73</b>		8.1.15 WMAC Interface Write Buffer Flush (DDR_WB_FLUSH_WMAC) ..	107
5.1 Overview .....	73	8.1.16 SRC1 Interface Write Buffer Flush (DDR_WB_FLUSH_SRC1) .....	107
5.2 Descriptor .....	73	8.1.17 SRC2 Interface Write Buffer Flush (DDR_WB_FLUSH_SRC2) .....	107
5.3 Descriptor Format .....	74	8.1.18 DDR2 Configuration	
5.4 Queue Control Unit (QCU) .....	92		
5.5 DCF Control Unit (DCU) .....	92		
5.5.1 DCU State Information .....	93		
5.6 Protocol Control Unit (PCU) .....	93		
5.7 Register Programming Details for Observing WMAC Interrupts 94			
<b>6 Digital PHY Block .....</b>	<b>95</b>		
6.1 Overview .....	95		
6.2 802.11n (MIMO) Mode .....	95		
6.2.1 Transmitter (Tx) .....	95		
6.2.2 Receiver (Rx) .....	96		
6.3 802.11b/g Legacy Mode .....	96		
6.3.1 Transmitter .....	96		
6.3.2 Receiver .....	96		

(DDR_DDR2_CONFIG) .....	108	8.3.9 GPIO Interrupt Pending	
8.1.19 DDR EMR2 (DDR_EMR2) .....	108	(GPIO_INT_PENDING) .....	119
8.1.20 DDR EMR3 (DDR_EMR3) .....	108	8.3.10 GPIO Interrupt Mask	
8.1.21 AHB Master Timeout Control		(GPIO_INT_MASK) .....	119
(AHB_MASTER_TIMEOUT_MAX)		8.3.11 GPIO Ethernet LED Routing Select	
.....	108	(GPIO_IN_ETH_SWITCH_LED) .	119
8.1.22 AHB Timeout Current Count		8.3.12 GPIO Function 0	
(AHB_MASTER_TIMEOUT_CUR		(GPIO_OUT_FUNCTION0) ....	120
NT) .....	109	8.3.13 GPIO Function 1	
8.1.23 Timeout Slave Address		(GPIO_OUT_FUNCTION1) ....	120
(AHB_MASTER_TIMEOUT_SLV_		8.3.14 GPIO Function 2	
ADDR) .....	109	(GPIO_OUT_FUNCTION2) ....	121
8.1.24 DDR Controller Configuration			
(DDR_CTL_CONFIG) .....	109	(GPIO_OUT_FUNCTION3) ....	121
8.1.25 DDR Self Refresh Control .....		(GPIO_OUT_FUNCTION4) ....	121
(DDR_SF_CTL) .....	110	(GPIO_IN_ENABLE0) .....	122
8.1.26 Self Refresh Timer (SF_TIMER)	110	(GPIO_IN_ENABLE1) .....	122
8.1.27 WMAC Flush (WMAC_FLUSH) ..	110	(GPIO_IN_ENABLE4) .....	122
8.2 UART0 (Low-Speed) Registers .....	111	(GPIO_IN_ENABLE9) .....	123
8.2.1 Receive Buffer (RBR) .....	111	(GPIO_FUNCTION) .....	123
8.2.2 Transmit Holding (THR) .....	111	8.4 PLL Control Registers .....	124
8.2.3 Divisor Latch Low (DLL) .....	112	8.4.1 CPU Phase Lock Loop	
8.2.4 Divisor Latch High (DLH) .....	112	(CPU_PLL_CONFIG) .....	125
8.2.5 Interrupt Enable (IER) .....	112	8.4.2 DDR PLL Configuration	
8.2.6 Interrupt Identity (IIR) .....	113	(DDR_PLL_CONFIG) .....	125
8.2.7 FIFO Control (FCR) .....	113	8.4.3 CPU DDR Clock Control	
8.2.8 Line Control (LCR) .....	114	(CPU_DDR_CLOCK_CONTROL)	126
8.2.9 Modem Control (MCR) .....	114	8.4.4 Switch Clock Source Control	
8.2.10 Line Status (LSR) .....	115	(SWITCH_CLOCK_CONTROL) ..	127
8.2.11 Modem Status (MSR) .....	115	8.4.5 Current Dither Logic Output	
8.3 GPIO Registers .....	116	(CURRENT_PLL_DITHER) ....	127
8.3.1 GPIO Output Enable (GPIO_OE) .	117	8.4.6 Audio PLL Configuration	
8.3.2 GPIO Input Value (GPIO_IN) .	117	(AUDIO_PLL_CONFIG) .....	128
8.3.3 GPIO Output Value (GPIO_OUT)	117	8.4.7 Audio PLL Modulation Control	
8.3.4 GPIO Per Bit Set (GPIO_SET) .	117	(AUDIO_PLL_MODULATION) ..	128
8.3.5 GPIO Per Bit Clear (GPIO_CLEAR)	118	8.4.8 Audio PLL Jitter Control	
8.3.6 GPIO Interrupt Enable (GPIO_INT)	118	(AUDIO_PLL_MOD_STEP) ....	129
8.3.7 GPIO Interrupt Type			
(GPIO_INT_TYPE) .....	118		
8.3.8 GPIO Interrupt Polarity			
(GPIO_INT_POLARITY) .....	118		

8.4.9	Current Audio Modulation Output (CURRENT_AUDIO_PLL_MODULATION) .....	129	8.6.5	GMAC0 Valid RX Data CRC Value (GMAC0_RXDATA_CRC) .....	139
8.4.10	DDR PLL Dither Parameter (DDR_PLL_DITHER) .....	130	8.7	GMAC0 Ingress NAT /Egress NAT Registers	140
8.4.11	CPU PLL Dither Parameter (CPU_PLL_DITHER) .....	130	8.7.1	Egress CPU Requested LUT Entry Lookup (EG_CPU_REQ) .....	143
8.5	Reset Registers .....	131	8.7.2	Egress CPU Request Status (EG_CPU_REQ_STATUS) .....	143
8.5.1	General Purpose Timers (RST_GENERAL_TIMERx) .....	131	8.7.3	Egress DW0 Information (EG_INFO_DW0) .....	144
8.5.2	General Purpose Timers Reload (RST_GENERAL_TIMER_RELOADx) .....	132	8.7.4	Egress CPU Related DW0 Information (EG_CPU_REQUESTED_INFO_DW0) .....	144
8.5.3	Watchdog Timer Control (RST_WATCHDOG_TIMER_CONTROL) .....	132	8.7.5	Egress DW0 Key (EG_KEY_DW0) .....	
8.5.4	Watchdog Timer (RST_WATCHDOG_TIMER) .....	132	8.7.6	Egress DW1 Key (EG_KEY_DW1) .....	
8.5.5	Miscellaneous Interrupt Status (RST_MISC_INTERRUPT_STATUS) .....	133	8.7.7	Egress Ageout DW0 Key (EG_AGER_KEY_DW0) .....	144
8.5.6	Miscellaneous Interrupt Mask (RST_MISC_INTERRUPT_MASK) .....	134	8.7.8	Egress Ageout DW1 Key (EG_AGER_KEY_DW1) .....	145
8.5.7	Global Interrupt Status (RST_GLOBAL_INTERRUPT_STATUS) .....	134	8.7.9	Egress Ager FIFO Signals (EG_AGER_INFO) .....	145
8.5.8	Reset (RST_RESET) .....	135	8.7.10	Egress Memory (EG_MEM) .....	145
8.5.9	Chip Revision ID (RST_REVISION_ID) .....	136		(EG_MEM_DW0) .....	145
8.5.10	WMAC Interrupt Status (RST_WMAC_INTERRUPT_STATUS) .....	136		(EG_MEM_DW1) .....	146
8.5.11	Reset Bootstrap (RST_BOOTSTRAP) .....	137		(EG_MEM_DW2) .....	146
8.5.12	Sticky Register Value (SPARE_STKY_REG[0:0]) .....	137		List (EG_LINKLIST) .....	
8.6	GMAC Interface Registers .....	138	8.7.15	Egress Sub-Table Data (EG_SUBTABLE) .....	146
8.6.1	Ethernet Configuration (ETH_CFG) .....	138	8.7.16	Egress Timer Ager Values (EG_AGER_TICK) .....	147
8.6.2	LUTs Ager Interrupt Status (LUTs_AGER_INT) .....	138	8.7.17	Egress Ager Timeout (EG_AGER_TIMEOUT) .....	147
8.6.3	LUTs Ager Interrupt Mask (LUTs_AGER_INTR_MASK) .....	139	8.7.18	Ingress CPU Requested LUT Entry Lookup (IG_CPU_REQ) .....	147
8.6.4	GMAC0 Rx Data CRC Calculation Control (GMAC0_RXDATA_CRC_CONTROL) .....	139	8.7.19	Ingress CPU Request Status (IG_CPU_REQ_STATUS) .....	148
			8.7.20	Ingress DW0 Information (IG_INFO_DW0) .....	148
			8.7.21	Ingress DW1 Information (IG_INFO_DW1) .....	148
			8.7.22	Ingress DW2 Information .....	

(IG_INFO_DW2) .....	149	8.7.43 Local MAC Address Dword1 (LCL_MAC_ADDR_DW1) .....	154
8.7.23 Ingress DW3 Information (IG_INFO_DW3) .....	149	8.7.44 Next Hop Router's MAC Address Dword0 (NXT_HOP_DST_ADDR_DW0) ..	154
8.7.24 Ingress CPU Related DW0 Information (IG_CPU_REQUESTED_INFO_DW 0) .....	149	8.7.45 Next Hop Router's MAC Address Dword1 (NXT_HOP_DST_ADDR_DW1) ..	154
8.7.25 Ingress CPU Related DW1 Information (IG_CPU_REQUESTED_INFO_DW 1) .....	149	8.7.46 Local Global IP Address 0 (GLOBAL_IP_ADDR0) .....	154
8.7.26 Ingress CPU Related DW2 Information (IG_CPU_REQUESTED_INFO_DW 2) .....	149	8.7.47 Local Global IP Address 1 (GLOBAL_IP_ADDR1) .....	154
8.7.27 Ingress CPU Related DW3 Information (IG_CPU_REQUESTED_INFO_DW 3) .....	150	8.7.48 Local Global IP Address 2 (GLOBAL_IP_ADDR2) .....	155
8.7.28 Ingress DW0 Key (IG_KEY_DW0) 150		8.7.49 Local Global IP Address 3 (GLOBAL_IP_ADDR3) .....	155
8.7.29 Ingress Ageout DW0 Key (IG_AGER_KEY_DW0) .....	150	8.7.50 Egress NAT Control and Status (EG_NAT_CSR) .....	155
8.7.30 Ingress Ager FIFO Signals (IG_AGER_INFO) .....	150	8.7.51 Egress NAT Counter (EG_NAT_CNTR) .....	156
8.7.31 Ingress Memory (IG_MEM) ....	151	8.7.52 Ingress NAT Control and Status (IG_NAT_CSR) .....	156
8.7.32 Ingress Memory DW0 (IG_MEM_DW0) .....	151	8.7.53 Ingress NAT Counter (IG_NAT_CNTR) .....	156
8.7.33 Ingress Memory DW1 (IG_MEM_DW1) .....	151	8.7.54 Egress ACL Control and Status (EG_ACL_CSR) .....	157
8.7.34 Ingress Memory DW2 (IG_MEM_DW2) .....	151	8.7.55 Ingress ACL Control and Status (IG_ACL_CSR) .....	157
8.7.35 Ingress Memory DW3 (IG_MEM_DW3) .....	151	8.7.56 Egress ACL CMD0 and Action (EG_ACL_CMD0_AND_ACTION)	
8.7.36 Ingress Link List (IG_LINKLIST) . 152		8.7.57 Egress ACL CMD1, CMD2, CMD3, CMD4 (EG_ACL_CMD1234) ..	158
8.7.37 Ingress Sub-Table Data (IG_SUBTABLE) .....	152	8.7.58 Egress ACL OPERAND0 (EG_ACL_OPERAND0) .....	158
8.7.38 Ingress Timer Ager Values (IG_AGER_TICK) .....	152	8.7.59 Egress ACL OPERAND1 (EG_ACL_OPERAND1) .....	159
8.7.39 Ingress Ager Timeout (IG_AGER_TIMEOUT) .....	152	8.7.60 Egress ACL Memory Control (EG_ACL_MEM_CONTROL) ..	159
8.7.40 Tx QoS Arbiter Configuration (TxQOS_ARB_CFG) .....	153	8.7.61 Ingress ACL CMD0 and Action (IG_ACL_CMD0_AND_ACTION)	160
8.7.41 Tx Status and Packet Count (DMATXSTATUS) .....	153	8.7.62 Ingress ACL CMD1, CMD2, CMD3, CMD4 (IG_ACL_CMD1234) ...	160
8.7.42 Local MAC Address Dword0 (LCL_MAC_ADDR_DW0) .....	153	8.7.63 Ingress ACL OPERAND0 (IG_ACL_OPERAND0) .....	160

8.7.64 Egress ACL OPERAND1 (EG_ACL_OPERAND1) .....	161	8.7.88 Egress ACL Counter Group 6 (EG_ACL_COUNTER_GRP6)	167
8.7.65 Ingress ACL Memory Control (IG_ACL_MEM_CONTROL) ..	161	8.7.89 Egress ACL Counter Group 7 (EG_ACL_COUNTER_GRP7)	167
8.7.66 Ingress ACL Counter Group 0 (IG_ACL_COUNTER_GRP0) ..	162	8.7.90 Egress ACL Counter Group 8 (EG_ACL_COUNTER_GRP8)	168
8.7.67 Ingress ACL Counter Group 1 (IG_ACL_COUNTER_GRP1) ..	162	8.7.91 Egress ACL Counter Group 9 (EG_ACL_COUNTER_GRP9)	168
8.7.68 Ingress ACL Counter Group 2 (IG_ACL_COUNTER_GRP2) ..	162	8.7.92 Egress ACL Counter Group 10 (EG_ACL_COUNTER_GRP10)	168
8.7.69 Ingress ACL Counter Group 3 (IG_ACL_COUNTER_GRP3) ..	162	8.7.93 Egress ACL Counter Group 11 (EG_ACL_COUNTER_GRP11)	168
8.7.70 Ingress ACL Counter Group 4 (IG_ACL_COUNTER_GRP4) ..	163	8.7.94 Egress ACL Counter Group 12 (EG_ACL_COUNTER_GRP12)	169
8.7.71 Ingress ACL Counter Group 5 (IG_ACL_COUNTER_GRP5) ..	163	8.7.95 Egress ACL Counter Group 13 (EG_ACL_COUNTER_GRP13)	169
8.7.72 Ingress ACL Counter Group 6 (IG_ACL_COUNTER_GRP6) ..	163	8.7.96 Egress ACL Counter Group 14 (EG_ACL_COUNTER_GRP14)	169
8.7.73 Ingress ACL Counter Group 7 (IG_ACL_COUNTER_GRP7) ..	163	8.7.97 Egress ACL Counter Group 15 (EG_ACL_COUNTER_GRP15)	169
8.7.74 Ingress ACL Counter Group 8 (IG_ACL_COUNTER_GRP8) ..	164	(CLEAR_ACL_COUNTERS) ..	170
8.7.75 Ingress ACL Counter Group 9 (IG_ACL_COUNTER_GRP9) ..	164	8.7.99 Ingress ACL Rule Vector Lower (IG_ACL_RULE_VECTOR_LOWE R) .....	170
8.7.76 Ingress ACL Counter Group 10 (IG_ACL_COUNTER_GRP10)	164	8.7.100 Ingress ACL Rule Vector Upper (IG_ACL_RULE_VECTOR_UPPER ) .....	170
8.7.77 Ingress ACL Counter Group 11 (IG_ACL_COUNTER_GRP11)	164	8.7.101 Egress ACL Rule Vector Lower (EG_ACL_RULE_VECTOR_LOWE R) .....	170
8.7.78 Ingress ACL Counter Group 12 (IG_ACL_COUNTER_GRP12)	165	8.7.102 Egress ACL Rule Vector Upper (EG_ACL_RULE_VECTOR_UPPE R) .....	170
8.7.79 Ingress ACL Counter Group 13 (IG_ACL_COUNTER_GRP13)	165	8.7.103 Ingress ACL Rule Table0 Lower (IG_ACL_RULE_TABLE0_LOWER ) .....	171
8.7.80 Ingress ACL Counter Group 14 (IG_ACL_COUNTER_GRP14)	165	8.7.104 Ingress ACL Rule Table0 Upper (IG_ACL_RULE_TABLE0_UPPER)	171
8.7.81 Ingress ACL Counter Group 15 (IG_ACL_COUNTER_GRP15)	165	8.7.105 Ingress ACL Rule Table1 Lower (IG_ACL_RULE_TABLE1_LOWER ) .....	171
8.7.82 Egress ACL Counter Group 0 (EG_ACL_COUNTER_GRP0)	166	8.7.106 Ingress ACL Rule Table1 Upper (IG_ACL_RULE_TABLE1_UPPER)	171
8.7.83 Egress ACL Counter Group 1 (EG_ACL_COUNTER_GRP1)	166	8.7.107 Ingress ACL Rule Table2 Lower (IG_ACL_RULE_TABLE2_LOWER ) .....	171
8.7.84 Egress ACL Counter Group 2 (EG_ACL_COUNTER_GRP2)	166		
8.7.85 Egress ACL Counter Group 3 (EG_ACL_COUNTER_GRP3)	166		
8.7.86 Egress ACL Counter Group 4 (EG_ACL_COUNTER_GRP4)	167		
8.7.87 Egress ACL Counter Group 5 (EG_ACL_COUNTER_GRP5)	167		



8.7.108 Ingress ACL Rule Table2 Upper (IG_ACL_RULE_TABLE2_UPPER) 172	(MBOX_DMA_RX_CONTROL) 177
8.7.109 Ingress ACL Rule Table3 Lower (IG_ACL_RULE_TABLE3_LOWER) ) ..... 172	8.8.7 Tx DMA Descriptors Base Address (MBOX_DMA_TX_DESCRIPTOR_ BASE) ..... 177
8.7.110 Ingress ACL Rule Table3 Upper (IG_ACL_RULE_TABLE3_UPPER) 172	8.8.8 Tx DMA Control (MBOX_DMA_TX_CONTROL) 178
8.7.111 Egress ACL Rule Table0 Lower (EG_ACL_RULE_TABLE0_LOWE R) ..... 172	8.8.9 SLIC Rx DMA Descriptors Base Address (SLIC_DMA_RX_DESCRIPTOR_B ASE) ..... 178
8.7.112 Egress ACL Rule Table0 Upper (EG_ACL_RULE_TABLE0_UPPER) ..... 172	8.8.10 SLIC Rx DMA Control (SLIC_DMA_RX_CONTROL) 179
8.7.113 Egress ACL Rule Table1 Lower (EG_ACL_RULE_TABLE1_LOWE R) ..... 173	8.8.11 SLIC Tx DMA Descriptors Base  (SLIC_DMA_TX_DESCRIPTOR_B ASE) ..... 179
8.7.114 Egress ACL Rule Table1 Upper (EG_ACL_RULE_TABLE1_UPPER) ..... 173	8.8.12 SLIC Tx DMA Control (SLIC_DMA_TX_CONTROL) 180
8.7.115 Egress ACL Rule Table2 Lower (EG_ACL_RULE_TABLE2_LOWE R) ..... 173	8.8.13 Mailbox FIFO Status (MBOX_FRAME) ..... 180
8.7.116 Egress ACL Rule Table2 Upper (EG_ACL_RULE_TABLE2_UPPER) ..... 173	8.8.14 SLIC Mailbox FIFO Status (SLIC_MBOX_FRAME) ..... 180
8.7.117 Egress ACL Rule Table3 Lower (EG_ACL_RULE_TABLE3_LOWE R) ..... 173	8.8.15 FIFO Timeout Period (FIFO_TIMEOUT) ..... 181
8.7.118 Egress ACL Rule Table3 Upper (EG_ACL_RULE_TABLE3_UPPER) ..... 173	8.8.16 MBOX Related Interrupt Status (MBOX_INT_STATUS) ..... 181
8.8 MBOX Registers ..... 174	8.8.17 SLIC MBOX Related Interrupt  (SLIC_MBOX_INT_STATUS) . 182
8.8.1 Non-Destructive FIFO Status Query (MBOX_FIFO_STATUS) ..... 174	8.8.18 MBOX Related Interrupt Enables (MBOX_INT_ENABLE) ..... 182
8.8.2 Non-Destructive SLIC FIFO Status Query (SLIC_MBOX_FIFO_STATUS) 175	8.8.19 SLIC MBOX Related Interrupt  (SLIC_MBOX_INT_ENABLE) 183
8.8.3 Mailbox DMA Engine Policy Control (MBOX_DMA_POLICY) . 175	8.8.20 Reset and Clear MBOX FIFOs (MBOX_FIFO_RESET) ..... 183
8.8.4 SLIC Mailbox DMA Engine Policy Control (SLIC_MBOX_DMA_POLICY) 176	8.8.21 SLIC Reset and Clear MBOX FIFOs (SLIC_MBOX_FIFO_RESET) .. 183
8.8.5 Rx DMA Descriptors Base Address (MBOX_DMA_RX_DESCRIPTOR_ BASE) ..... 176	8.9 SLIC Registers ..... 184
8.8.6 Rx DMA Control	8.9.1 SLIC Slots (SLIC_SLOT) ..... 184
	8.9.2 SLIC Clock Control (SLIC_CLOCK_CONTROL) ... 184
	8.9.3 SLIC Control (SLIC_CTRL) ..... 185
	8.9.4 SLIC Tx Slots 1 (SLIC_TX_SLOTS1) 185
	8.9.5 SLIC Tx Slots 2 (SLIC_TX_SLOTS2) 185
	8.9.6 SLIC Rx Slots 1 (SLIC_RX_SLOTS1)

185	
8.9.7 SLIC Rx Slots 2 (SLIC_RX_SLOTS2)	185
8.9.8 SLIC Timing Control (SLIC_TIMING_CTRL)	186
8.9.9 SLIC Interrupt (SLIC_INTR)	187
8.9.10 SLIC Swap (SLIC_SWAP)	187
8.10 Stereo Registers	188
8.10.1 Configure Stereo Block (STEREO_CONFIG)	188
8.10.2 Set Stereo Volume (STEREO_VOLUME)	190
8.10.3 Stereo Master Clock (STEREO_MASTER_CLOCK)	191
8.10.4 Tx Sample Counter (STEREO_TX_SAMPLE_CNT_LSB)	191
8.10.5 Tx Sample Counter (STEREO_TX_SAMPLE_CNT_MSB)	191
8.10.6 Rx Sample Counter (STEREO_RX_SAMPLE_CNT_LSB)	191
8.10.7 Rx Sample Counter (STEREO_RX_SAMPLE_CNT_MSB)	191
8.11 WDMA Registers	192
8.11.1 Command (CR)	193
8.11.2 Configuration and Status (CFG)	193
8.11.3 Rx DMA Data Buffer Pointer Threshold (RXBUFPTR_THRESH)	194
8.11.4 Tx DMA Descriptor Pointer Threshold (TXDPPTR_THRESH)	194
8.11.5 Maximum Interrupt Rate Threshold (MIRT)	194
8.11.6 Interrupt Global Enable (IER)	195
8.11.7 Tx Interrupt Mitigation Thresholds (TIMT)	195
8.11.8 Rx Interrupt Mitigation Thresholds (RIMT)	195
8.11.9 Tx Configuration (TXCFG)	196
8.11.10 Rx Configuration (RXCFG)	196
8.11.11 MIB Control (MIBC)	197
8.11.12 Global Tx Timeout (GTT)	197
8.11.13 Global Tx Timeout Mode (GTTM)	197
8.11.14 Carrier Sense Timeout (CST)	198
8.11.15 Size of High and Low Priority (RXDP_SIZE)	198
8.11.16 MAC Rx High Priority Queue RXDP Pointer (RX_QUEUE_HP_RXDP)	198
8.11.17 MAC Rx Low Priority Queue RXDP Pointer (RX_QUEUE_LP_RXDP)	198
8.11.18 Primary Interrupt Status (ISR_P)	199
8.11.19 Secondary Interrupt Status 0 (ISR_S0)	200
8.11.20 Secondary Interrupt Status 1 (ISR_S1)	200
8.11.21 Secondary Interrupt Status 2 (ISR_S2)	201
8.11.22 Secondary Interrupt Status 3 (ISR_S3)	202
8.11.23 Secondary Interrupt Status 4 (ISR_S4)	202
8.11.24 Secondary Interrupt Status 5 (ISR_S5)	202
8.11.25 Primary Interrupt Mask (IMR_P)	
8.11.26 Secondary Interrupt Mask 0 (IMR_S0)	204
8.11.27 Secondary Interrupt Mask 1 (IMR_S1)	204
8.11.28 Secondary Interrupt Mask 2 (IMR_S2)	205
8.11.29 Secondary Interrupt Mask 3 (IMR_S3)	205
8.11.30 Secondary Interrupt Mask 4 (IMR_S4)	206
8.11.31 Secondary Interrupt Mask 5 (IMR_S5)	206
8.11.32 Primary Interrupt Status Read and Clear (ISR_P_RAC)	206
8.11.33 Secondary Interrupt Status 0 (ISR_S0_S)	207
8.11.34 Secondary Interrupt Status 1 (ISR_S1_S)	207
8.11.35 Secondary Interrupt Status 2 (ISR_S2_S)	207
8.11.36 Secondary Interrupt Status 3	

(ISR_S3_S) .....	207	Duration (D_GBL_IFS_SIFS) ...	217
8.11.37 Secondary Interrupt Status 4		8.13.7 DCU-Global IFS Settings: Slot	
(ISR_S4_S) .....	207	Duration (D_GBL_IFS_SLOT) ..	217
8.11.38 Secondary Interrupt Status 5		8.13.8 DCU-Global IFS Settings: EIFS	
(ISR_S5_S) .....	207	Duration (D_GBL_IFS{EIFS}) ..	218
8.12 WQCU Registers .....	208	8.13.9 DCU-Global IFS Settings: Misc.	
8.12.1 Tx Queue Descriptor (Q_TXDP) ...	208	Parameters (D_GBL_IFS_MISC) ..	218
8.12.2		8.13.10 DCU Tx Pause Control/Status	
QCU_STATUS_RING_START_AD		(D_TXPSE) .....	219
DRESS Lower 32 bits of Address		8.13.11 DCU Transmission Slot Mask	
(Q_STATUS_RING_START) ...	209	(D_TXSLOTMASK) .....	219
8.12.3		8.14 WMAC Glue Registers .....	220
QCU_STATUS_RING_END_ADD		8.14.1 Interface Reset Control	
R Lower 32 Bits of Address		(WMAC_GLUE_INTF_RESET_CO	
(Q_STATUS_RING_END) .....	209	NTROL) .....	221
8.12.4 QCU_STATUS_RING_CURRENT		8.14.2 Power Management Control	
Address		(WMAC_GLUE_INTF_PM_CTRL)	
(Q_STATUS_RING_CURRENT) ..	209	8.14.3 AXI Timeout Counter for DMA	
8.12.5 Tx Queue Enable (Q_TXE) .....	209	(WMAC_GLUE_INTF_TIMEOUT)	
8.12.6 Tx Queue Disable (Q_TXD) ....	210	8.14.4 Synchronous Interrupt Cause	
8.12.7 CBR Configuration (Q_CBRCFG)	210	(WMAC_GLUE_INTF_INTR_SYN	
8.12.8 ReadyTime Configuration		C_CAUSE) .....	221
(Q_RDYTIMECFG) .....	210	8.14.5 Synchronous Interrupt Enable	
8.12.9 OneShotArm Set Control		(WMAC_GLUE_INTF_INTR_SYN	
(Q_ONESHOTARM_SC) .....	211	C_ENABLE) .....	222
8.12.10 OneShotArm Clear Control		8.14.6 Asynchronous Interrupt Mask	
(Q_ONESHOTARM_CC) .....	211	(WMAC_GLUE_INTF_INTR_ASY	
8.12.11 Misc. QCU Settings (Q_MISC) ..	212	NC_MASK) .....	222
8.12.12 Misc. QCU Status (Q_STS) ....	214	8.14.7 Synchronous Interrupt Mask	
8.12.13 ReadyTimeShutdown Status		(WMAC_GLUE_INTF_INTR_SYN	
(Q_RDYTIMESHDN) .....	214	C_MASK) .....	222
8.12.14 Descriptor CRC Check		8.14.8 Asynchronous Interrupt Mask	
(MAC_QCU_DESC_CRC_CHK) ..	214	(WMAC_GLUE_INTF_INTR_ASY	
8.13 WLAN DCU Registers .....	215	NC_CAUSE) .....	222
8.13.1 QCU Mask (D_QCUMASK) ....	215	8.14.9 Asynchronous Interrupt Enable	
8.13.2 DCU-Specific IFS Settings		(WMAC_GLUE_INTF_INTR_ASY	
(D_LCL_IFS) .....	216	NC_ENABLE) .....	222
8.13.3 Retry Limits (D_RETRY_LIMIT) ..	216	8.14.10 GPIO Input	
8.13.4 ChannelTime Settings		(WMAC_GLUE_INTF_GPIO_IN)	
(D_CHNTIME) .....	216	223	
8.13.5 Misc. DCU-Specific Settings		8.14.11 WMAC Glue GPIO Input Value	
(D_MISC) .....	217	(WMAC_GLUE_INTF_GPIO_INP	
8.13.6 DCU-Global IFS Settings: SIFS		UT_VALUE) .....	223
		8.14.12 Output Values from MAC to GPIO	
		Pins	

(WMAC_GLUE_INTF_GPIO_INP UT_STATE) .....	224	8.15.9 Derived RTC Clock (DERIVED_RTC_CLK) .....	232
8.14.13 WMAC Glue RF Silent (WMAC_GLUE_INTF_RFSILENT) 224		8.15.10 RTC Sync (RTC_SYNC_REGISTER) .....	232
8.14.14 Synchronous Priority Interrupt Cause (WMAC_GLUE_INTF_INTR_PRIORITY_SYNC_CAUSE) .....	225	8.15.11 RTC Sync Status (RTC_SYNC_STATUS) .....	232
8.14.15 Synchronous Priority Interrupt Enable (WMAC_GLUE_INTF_INTR_PRIORITY_SYNC_ENABLE) .....	225	8.15.12 RTC Interrupt Cause (RTC_SYNC_INTR_CAUSE) ..	233
8.14.16 Asynchronous Priority Interrupt Mask (WMAC_GLUE_INTF_INTR_PRIORITY_ASYNC_MASK) .....	225	8.15.13 RTC Interrupt Enable (RTC_SYNC_INTR_ENABLE) ..	233
8.14.17 Synchronous Priority Interrupt Mask (WMAC_GLUE_INTF_INTR_PRIORITY_SYNC_MASK) .....	226	8.15.14 RTC Interrupt Mask (RTC_SYNC_INTR_MASK) ....	233
8.14.18 Asynchronous Priority Interrupt Cause (WMAC_GLUE_INTF_INTR_PRIORITY_ASYNC_CAUSE) .....	226	8.16 WPCU Registers .....	234
8.14.19 Asynchronous Priority Interrupt Enable (WMAC_GLUE_INTF_INTR_PRIORITY_ASYNC_ENABLE) .....	226	8.16.1 STA Address Lower 32 Bits (WMAC_PCU_STA_ADDR_L32)	
8.14.20 AXI to MAC and MAC to AXI Byte Swap Enable (WMAC_GLUE_INTF_AXI_BYTE_SWAP) .....	227	8.16.2 STA Address Upper 16 Bits (WMAC_PCU_STA_ADDR_U16)	
8.15 RTC Registers .....	228	(WMAC_PCU_BSSID_L32) .....	237
8.15.1 Reset Control (RESET_CONTROL) 228		(WMAC_PCU_BSSID_U16) ....	237
8.15.2 WLAN PLL Control Settings (WLAN_PLL_CONTROL) .....	229	(WMAC_PCU_BCN_RSSI_AVE) .	
8.15.3 PLL Settling Time (PLL_SETTLE) 229		8.16.6 ACK and CTS Timeout (WMAC_PCU_ACK_CTS_TIMEOUT) .....	238
8.15.4 Crystal Settling Time (XTAL_SETTLE) .....	230	(WMAC_PCU_BCN_RSSI_CTL) ..	
8.15.5 Pin Clock Speed Control (CLOCK_OUT) .....	230	8.16.8 Ms Counter and Rx/Tx Latency (WMAC_PCU_USEC_LATENCY)	
8.15.6 Reset Cause (RESET_CAUSE) ..	231	(WMAC_PCU_RESET_TSF) ...	239
8.15.7 System Sleep Status (SYSTEM_SLEEP) .....	231	8.16.10 Maximum CFP Duration (WMAC_PCU_MAX_CFP_DUR) 239	
8.15.8 Keep Awake Timer (KEEP_AWAKE) .....	231	8.16.11 Rx Filter (WMAC_PCU_RX_FILTER) ...	240
		8.16.12 Multicast Filter Mask Lower 32 Bits (WMAC_PCU_MCAST_FILTER_L32) .....	240
		8.16.13 Multicast Filter Mask Upper 32 Bits (WMAC_PCU_MCAST_FILTER_U32) .....	240

8.16.14 Diagnostic Switches (WMAC_PCU_DIAG_SW) .....	241	(WMAC_PCU_RX_CLEAR_CNT) 246
8.16.15 TSF Lower 32 Bits (WMAC_PCU_TSF_L32) .....	242	8.16.34 Cycle Counter (WMAC_PCU_CYCLE_CNT) 246
8.16.16 TSF Upper 32 Bits (WMAC_PCU_TSF_U32) .....	242	8.16.35 Quiet Time 1 (WMAC_PCU_QUIET_TIME_1) .. 246
8.16.17 AES Mute Mask 0 (WMAC_PCU_AES_MUTE_MASK_0) .....	242	8.16.36 Quiet Time 2 (WMAC_PCU_QUIET_TIME_2) .. 247
8.16.18 AES Mute Mask 1.....	242	8.16.37 QoS NoACK (WMAC_PCU_QOS_NO_ACK) .. 247
8.16.19 Last Rx Beacon TSF (WMAC_PCU_LA SF) .....	243	(WMAC_PCU_PHY_ERROR_MAS K) ..... 248
8.16.20 Current NAV (WMAC_PCU_NAV) .....	243	8.16.39 Rx Buffer (WMAC_PCU_RXBUF)
8.16.21 Successful RTS Count (WMAC_PCU_RTS_SUCCESS_CN T) .....	243	(WMAC_PCU_MIC_QOS_CONTR OL) ..... 249
8.16.22 Failed RTS Count (WMAC_PCU_RTS_FAIL_CNT) . 243		8.16.41 Michael QoS Select (WMAC_PCU_MIC_QOS_SELECT ) ..... 249
8.16.23 FAIL ACK Count (WMAC_PCU_ACK_FAIL_CNT) 244		8.16.42 Miscellaneous Mode (WMAC_PCU_MISC_MODE) 250
8.16.24 Failed FCS Count (WMAC_PCU_FCS_FAIL_CNT) . 244		8.16.43 Filtered OFDM Counter LTER_OFDM_C NT) ..... 250
8.16.25 Beacon Count (WMAC_PCU_BEACON_CNT) .. 244		8.16.44 Filtered CCK Counter LTER_CCK_CNT ) ..... 251
8.16.26 Sleep 1 (WMAC_PCU_SLP1) 244		8.16.45 PHY Error Counter 1 (WMAC_PCU_PHY_ERR_CNT_1)
8.16.27 Sleep 2 (WMAC_PCU_SLP2) 245		8.16.46 PHY Error Counter 1 Mask (WMAC_PCU_PHY_ERR_CNT_1_ MASK) ..... 251
8.16.28 Address 1 Mask Lower 32 Bits (WMAC_PCU_ADDR1_MASK_L3 2) .....	245	8.16.47 PHY Error Counter 2 (WMAC_PCU_PHY_ERR_CNT_2) 251
8.16.29 Address 1 Mask Upper 16 Bits (WMAC_PCU_ADDR1_MASK_U1 6) .....	245	8.16.48 PHY Error Counter 2 Mask (WMAC_PCU_PHY_ERR_CNT_2_ MASK) ..... 252
8.16.30 Tx Power Control (WMAC_PCU_TPC) .....	245	8.16.49 TSF Threshold (WMAC_PCU_TSF_THRESHOLD) ..... 252
8.16.31 Tx Frame Counter (WMAC_PCU_TX_FRAME_CNT) 246		8.16.50 PHY Error EIFS Mask (WMAC_PCU_PHY_ERROR{EIFS
8.16.32 Rx Frame Counter (WMAC_PCU_RX_FRAME_CNT) 246		
8.16.33 Rx Clear Counter		

_MASK) .....	252	Enable	
8.16.51 PHY Error Counter 3		(WMAC_PCU_WOW3_BEACON_	
(WMAC_PCU_PHY_ERR_CNT_3)		FAIL) .....	258
252		8.16.72 MAC PCU WoW Beacon Fail	
8.16.52 PHY Error Counter 3 Mask		Timeout	
(WMAC_PCU_PHY_ERR_CNT_3_		(WMAC_PCU_WOW3_BEACON)	
MASK) .....	252	259	
8.16.53 MAC PCU Generic Timers 2		8.16.73 MAC PCU WoW Keep Alive	
(WMAC_PCU_GENERIC_TIMERS		Timeout	
2) .....	253	(WMAC_PCU_WOW3_KEEP_ALI	
8.16.54 MAC PCU Generic Timers Mode 2		VE) .....	259
(WMAC_PCU_GENERIC_TIMERS		8.16.74 MAC PCU WoW Automatic Keep	
2_MODE) .....	253	Alive Disable	
8.16.55 SIFS, Tx Latency and ACK Shift		(WMAC_PCU_WOW_KA) .....	259
(WMAC_PCU_TXSIFS) .....	253	8.16.75 WoW Offset 1 (PCU_WOW4)	259
8.16.56 TXOP for Non-QoS Frames		8.16.76 WoW Offset 2 (PCU_WOW5)	260
(WMAC_PCU_TXOP_X) .....	254		
8.16.57 TXOP for TID 0 to 3		(WMAC_PCU_20_40_MODE) 260	
(WMAC_PCU_TXOP_0_3) .....	254	8.16.78 Difference RX_CLEAR Counter	
8.16.58 TXOP for TID 4 to 7		(WMAC_PCU_RX_CLEAR_DIFF_	
(WMAC_PCU_TXOP_4_7) .....	254	CNT) .....	260
8.16.59 TXOP for TID 8 to 11		8.16.79 Control Registers for Block BA	
(WMAC_PCU_TXOP_8_11) ....	254		
8.16.60 TXOP for TID 0 to 3		(WMAC_PCU_BA_BAR_CONTRO	
(WMAC_PCU_TXOP_12_15) ..	255	L) .....	261
8.16.61 Generic Timers			
(WMAC_PCU_GENERIC_TIMERS		(WMAC_PCU_LEGACY_PLCP_SP	
[0:15]) .....	255	OOF) .....	261
8.16.62 Generic Timers Mode		8.16.81 PHY Error Mask and EIFS Mask	
(WMAC_PCU_GENERIC_TIMERS		(WMAC_PCU_PHY_ERROR_MAS	
_MODE) .....	255	K_CONT) .....	261
8.16.63 32 KHz Sleep Mode			
(WMAC_PCU_SLP32_MODE) 256		(WMAC_PCU_TX_TIMER) ....	262
8.16.64 32 KHz Sleep Wake			
(WMAC_PCU_SLP32_WAKE) 256		(WMAC_PCU_WOW6) .....	262
8.16.65 32 KHz Sleep Increment			
(WMAC_PCU_SLP32_INC) ....	256	(WMAC_PCU_WOW5) .....	262
8.16.66 Sleep MIB Sleep Count		8.16.85 Length of Pattern Match for	
(WMAC_PCU_SLP_MIB1) .....	257	Pattern 0	
8.16.67 Sleep MIB Cycle Count		(WMAC_PCU_WOW_LENGTH1)	
(WMAC_PCU_SLP_MIB2) .....	257	262	
8.16.68 Sleep MIB Control Status		8.16.86 Length of Pattern Match for	
(WMAC_PCU_SLP_MIB3) .....	257	Pattern 1	
8.16.69 MAC PCU WoW 1		(WMAC_PCU_WOW_LENGTH2)	
(WMAC_PCU_WOW1) .....	258	263	
8.16.70 PCU WoW 2		8.16.87 Enable Control for Pattern Match	
(WMAC_PCU_WOW2) .....	258	Feature of WOW	
8.16.71 MAC PCU WoW Beacon Fail		(WOW_PATTERN_MATCH_LESS	
		_THAN_256_BYTES) .....	263

8.16.88 PCU WoW 4 (WMAC_PCU_WOW4) .....	263	Configuration (DMATX_ARB_CFG) .....	271
8.16.89 Exact Length and Offset Requirement Flag for WoW Patterns (WOW2_EXACT) .....	263	8.17.11 Channel 0 and 1 Round-robin Packet Count (RR_PKT CNT01) .....	271
8.16.90 WoW Offset 2 (PCU_WOW6)	264	8.17.12 Channel 2 and 3 Round-robin Packet Count (RR_PKT CNT23) .....	271
8.16.91 WoW Offset 3 (PCU_WOW7)	264	8.17.13 Tx Packet Count (TXST_PKT CNT) 271	
8.16.92 Length of Pattern Match for Pattern 0 (WMAC_PCU_WOW_LENGTH3) 264		8.17.14 DMA Rx Transmit Control (DMARX_CONTROL) .....	272
8.16.93 Length of Pattern Match for Pattern 0 (WMAC_PCU_WOW_LENGTH4) 264		8.17.15 DMA Rx Descriptor (DMARX_DESC) .....	272
8.16.94 TID Value Access Category (WMAC_PCU_TID_TO_AC) ..	265	8.17.16 DMA Rx Descriptor Status (DMARX_DESC_STATUS) .....	272
8.16.95 High Priority Queue Control (WMAC_PCU_HP_QUEUE) ..	265	8.17.17 Checksum Interrupt (INTR) ..	273
8.16.96 Hardware Beacon Processing 1 (WMAC_PCU_HW_BCN_PROC1) 266		8.17.18 Checksum IMask (IMASK) ...	273
8.16.97 Hardware Beacon Processing 2 (WMAC_PCU_HW_BCN_PROC2) 266		8.17.19 Checksum Burst Control (ARB_BURST) .....	274
8.16.98 Key Cache (WMAC_PCU_KEY_CACHE[0:102 3]) .....	267	8.17.20 DMA Reset (RESET_DMA) ...	274
8.17 Checksum Registers .....	268	8.17.21 Checksum Configuration (CONFIG) .....	274
8.17.1 Checksum Transmit Control (DMATX_CONTROL) .....	268	8.18 UART1 (High-Speed) Registers .....	275
8.17.2 Checksum Transmit Control1 (DMATX_CONTROL1) .....	269	8.18.1 UART1 Transmit and Rx FIFO Interface (UART1_DATA) .....	275
8.17.3 Checksum Transmit Control2 (DMATX_CONTROL2) .....	269	8.18.2 UART1 Configuration and Status (UART1_CS) .....	276
8.17.4 Checksum Transmit Control3 (DMATX_CONTROL3) .....	269	8.18.3 UART1 Clock (UART1_CLOCK) .	
8.17.5 First Tx Descriptor Address (DMATX_DESC0) .....	269	8.18.4 UART1 Interrupt/Control Status (UART1_INT) .....	277
8.17.6 First Tx Descriptor Address 1 (DMATX_DESC1) .....	270	8.18.5 UART1 Interrupt Enable (UART1_INT_EN) .....	278
8.17.7 First Tx Descriptor Address 2 (DMATX_DESC2) .....	270	8.19 GMAC0/GMAC1 Registers .....	279
8.17.8 First Tx Descriptor Address 3 (DMATX_DESC3) .....	270	8.19.1 MAC Configuration 1 .....	284
8.17.9 DMA Tx Descriptor Status (DMATX_DESC_STATUS) .....	270	8.19.2 MAC Configuration 2 .....	285
8.17.10 DMA Tx Arbitration		8.19.3 IPG/IFG .....	285
		8.19.4 Half-Duplex .....	286
		8.19.5 Maximum Frame Length .....	286
		8.19.6 MII Configuration .....	287
		8.19.7 MII Command .....	287
		8.19.8 MII Address .....	288
		8.19.9 MII Control .....	288
		8.19.10 MII Status .....	288
		8.19.11 MII Indicators .....	288
		8.19.12 Interface Control .....	289
		8.19.13 Interface Status .....	290

8.19.14 STA Address 1 .....	291	(RUND) .....	299
8.19.15 STA Address 2 .....	291	8.19.42 Receive Oversize Packet Counter (ROVR) .....	300
8.19.16 ETH_FIFO RAM Configuration 0 292		8.19.43 Receive Fragments Counter (RFRG) .....	300
8.19.17 ETH Configuration 1 .....	293	8.19.44 Receive Jabber Counter (RJBR)	300
8.19.18 ETH Configuration 2 .....	293	8.19.45 Receive Dropped Packet Counter (RDRP) .....	300
8.19.19 ETH Configuration 3 .....	293	8.19.46 Transmit Byte Counter (TXBT)	301
8.19.20 ETH Configuration 4 .....	294	8.19.47 Transmit Packet Counter (TPKT) 301	
8.19.21 ETH Configuration 5 .....	294	8.19.48 Transmit Multicast Packet Counter (TMCA) .....	301
8.19.22 Tx/Rx 64 Byte Frame Counter (TR64) .....	295	8.19.49 Transmit Broadcast Packet Counter (TBCA) .....	301
8.19.23 Tx/Rx 65-127 Byte Frame Counter (TR127) .....	295	8.19.50 Transmit Pause Control Frame Counter (TXPF) .....	302
8.19.24 Tx/Rx 128-255 Byte Frame Counter (TR255) .....	295	8.19.51 Transmit Deferral Packet Counter (TDFR) .....	302
8.19.25 Tx/Rx 256-511 Byte Frame Counter (TR511) .....	295	8.19.52 Transmit Excessive Deferral Packet Counter (TEDF) .....	302
8.19.26 Tx/Rx 512-1023 Byte Frame Counter (TR1K) .....	296	8.19.53 Transmit Single Collision Packet Counter (TSCL) .....	302
8.19.27 Tx/Rx 1024-1518 Byte Frame Counter (TRMAX) .....	296	8.19.54 Transmit Multiple Collision Packet (TMCL) .....	303
8.19.28 Tx/Rx 1519-1522 Byte VLAN Frame Counter (TRMGV) .....	296	8.19.55 Transmit Late Collision Packet Counter (TLCL) .....	303
8.19.29 Receive Byte Counter (RXBT)	296	8.19.56 Transmit Excessive Collision Packet Counter (TXCL) .....	303
8.19.30 Receive Packet Counter (RPKT) . 297		8.19.57 Transmit Total Collision Counter (TNCL) .....	303
8.19.31 Receive FCS Error Counter (RFCS) 297		8.19.58 Transmit Pause Frames Honored Counter (TPFH) .....	304
8.19.32 Receive Multicast Packet Counter (RMCA) .....	297	8.19.59 Transmit Drop Frame Counter (TDRP) .....	304
8.19.33 Receive Broadcast Packet Counter (RBCA) .....	297	8.19.60 Transmit Jabber Frame Counter (TJBR) .....	304
8.19.34 Receive Control Frame Packet Counter (RXCF) .....	298	8.19.61 Transmit FCS Error Counter (TFCS) .....	304
8.19.35 Receive Pause Frame Packet Counter (RXPF) .....	298	8.19.62 Transmit Control Frame Counter (TXCF) .....	305
8.19.36 Receive Unknown OPCode Packet Counter (RXUO) .....	298	8.19.63 Transmit Oversize Frame Counter (TOVR) .....	305
8.19.37 Receive Alignment Error Counter (RALN) .....	298	8.19.64 Transmit Undersize Frame Counter (TUND) .....	305
8.19.38 Receive Frame Length Error Counter (RFLR) .....	299	8.19.65 Transmit Fragment Counter (TFRG) .....	305
8.19.39 Receive Code Error Counter (RCDE) .....	299	8.19.66 Carry Register 1 (CAR1) .....	306
8.19.40 Receive Carrier Sense Error Counter (RCSE) .....	299		
8.19.41 Receive Undersize Packet Counter			



8.19.67 Carry Register 2 (CAR2) .....	307	(DMATXSTATUS_123) .....	317
8.19.68 Carry Mask Register 1 (CAM1) ...	308	8.19.91 Local MAC Address Dword0	
		(LCL_MAC_ADDR_DW0) .....	317
8.19.69 Carry Mask Register 2 (CAM2) ...	309	8.19.92 Local MAC Address Dword1	
		(LCL_MAC_ADDR_DW1) .....	317
8.19.70 DMA Transfer Control for Queue 0		8.19.93 Next Hop Router MAC Address	
(DMATXCNTL_Q0) .....	309	Dword0	
8.19.71 Descriptor Address for Queue 0 Tx		(NXT_HOP_DST_ADDR_DW0) ..	317
(DMATXDESCR_Q0) .....	310	8.19.94 Next Hop Router MAC	
8.19.72 Transmit Status		Destination Address Dword1	
(DMATXSTATUS) .....	310	(NXT_HOP_DST_ADDR_DW1) ..	318
8.19.73 Receive Control (DMARXCTRL)	310	8.19.95 Local Global IP Address 0	
8.19.74 Pointer to Receive Descriptor		(GLOBAL_IP_ADDR0) .....	318
(DMARXDESCR) .....	311	8.19.96 Local Global IP Address 1	
8.19.75 Receive Status (DMARXSTATUS)	311	(GLOBAL_IP_ADDR1) .....	318
8.19.76 Interrupt Mask		8.19.97 Local Global IP Address 2	
(DMAINTRMASK) .....	312	(GLOBAL_IP_ADDR2) .....	318
8.19.77 Interrupts (DMAINTERRUPT) 313		8.19.98 Local Global IP Address 3	
8.19.78 Ethernet TX Burst		(GLOBAL_IP_ADDR3) .....	318
(ETH_ARB_TX_BURST) .....	313	8.19.99 Egress NAT Control and Status	
8.19.79 Current Tx and Rx FIFO Depth		(EG_NAT_CSR) .....	319
(ETH_XFIFO_DEPTH) .....	314	8.19.100 Egress NAT Counter	
8.19.80 Ethernet Transmit FIFO		(EG_NAT_CNTR) .....	319
Throughput (ETH_TXFIFO_TH) ..	314	8.19.101 Ingress NAT Control and Status	
8.19.81 Ethernet Receive FIFO Threshold		(IG_NAT_CSR) .....	320
(ETH_RXFIFO_TH) .....	314	8.19.102 Ingress NAT Counter	
8.19.82 Ethernet Free Timer		(IG_NAT_CNTR) .....	320
(ETH_FREE_TIMER) .....	315	8.19.103 Egress ACL Control and Status	
8.19.83 DMA Transfer Control for Queue 1		(EG_ACL_CSR) .....	321
(DMATXCNTL_Q1) .....	315	8.19.104 Ingress ACL Control and Status	
8.19.84 Descriptor Address for Queue 1 Tx		(IG_ACL_CSR) .....	321
(DMATXDESCR_Q1) .....	315	8.19.105 Egress ACL CMD0 and Action	
8.19.85 DMA Transfer Control for Queue 2		(EG_ACL_CMD0_AND_ACTION)	
(DMATXCNTL_Q2) .....	315	8.19.106 Egress ACL CMD1, CMD2,	
8.19.86 Descriptor Address for Queue 2 Tx		CMD3 and CMD4	
(DMATXDESCR_Q2) .....	316	(EG_ACL_CMD1234) .....	322
8.19.87 DMA Transfer Control for Queue 3		8.19.107 Egress ACL OPERAND 0	
(DMATXCNTL_Q3) .....	316	(EG_ACL_OPERAND0) .....	322
8.19.88 Descriptor Address for Queue 3 Tx		8.19.108 Egress ACL OPERAND 1	
(DMATXDESCR_Q3) .....	316	(EG_ACL_OPERAND1) .....	322
8.19.89 DMA Transfer Arbitration		8.19.109 Egress ACL Memory Control	
Configuration (DMATXARBCFG)		(EG_ACL_MEM_CONTROL) 323	
316		8.19.110 Ingress ACL CMD0 and Action	
8.19.90 Tx Status and Packet Count for		(IG_ACL_CMD0_AND_ACTION)	324
Queues 1 to 3			

8.19.111 Ingress ACL CMD1, CMD2, CMD3 and CMD4 (IG_ACL_CMD1234) .....	324	(EG_ACL_COUNTER_GRP3)	330
8.19.112 Ingress ACL OPERAND 0 (IG_ACL_OPERAND0) .....	324	8.19.135 Egress ACL Counter Group 4 (EG_ACL_COUNTER_GRP4)	331
8.19.113 Ingress ACL OPERAND 1 (IG_ACL_OPERAND1) .....	325	8.19.136 Egress ACL Counter Group 5 (EG_ACL_COUNTER_GRP5)	331
8.19.114 Ingress ACL Memory Control (IG_ACL_MEM_CONTROL) ..	325	8.19.137 Egress ACL Counter Group 6 (EG_ACL_COUNTER_GRP6)	331
8.19.115 Ingress ACL Counter Group 0 (IG_ACL_COUNTER_GRP0) ..	326	8.19.138 Egress ACL Counter Group 7 (EG_ACL_COUNTER_GRP7)	331
8.19.116 Ingress ACL Counter Group 1 (IG_ACL_COUNTER_GRP1) ..	326	8.19.139 Egress ACL Counter Group 8 (EG_ACL_COUNTER_GRP8)	332
8.19.117 Ingress ACL Counter Group 2 (IG_ACL_COUNTER_GRP2) ..	326	8.19.140 Egress ACL Counter Group 9 (EG_ACL_COUNTER_GRP9)	332
8.19.118 Ingress ACL Counter Group 3 (IG_ACL_COUNTER_GRP3) ..	326	8.19.141 Egress ACL Counter Group 10 (EG_ACL_COUNTER_GRP10)	332
8.19.119 Ingress ACL Counter Group 4 (IG_ACL_COUNTER_GRP4) ..	327	8.19.142 Egress ACL Counter Group 11 (EG_ACL_COUNTER_GRP11)	332
8.19.120 Ingress ACL Counter Group 5 (IG_ACL_COUNTER_GRP5) ..	327	8.19.143 Egress ACL Counter Group 12 (EG_ACL_COUNTER_GRP12)	333
8.19.121 Ingress ACL Counter Group 6 (IG_ACL_COUNTER_GRP6) ..	327	8.19.144 Egress ACL Counter Group 13 (EG_ACL_COUNTER_GRP13)	333
8.19.122 Ingress ACL Counter Group 7 (IG_ACL_COUNTER_GRP7) ..	327	8.19.145 Egress ACL Counter Group 14 (EG_ACL_COUNTER_GRP14)	333
8.19.123 Ingress ACL Counter Group 8 (IG_ACL_COUNTER_GRP8) ..	328	8.19.146 Egress ACL Counter Group 15 (EG_ACL_COUNTER_GRP15)	333
8.19.124 Ingress ACL Counter Group 9 (IG_ACL_COUNTER_GRP9) ..	328	8.19.147 Clear ACL Counters (CLEAR_ACL_COUNTERS) ..	334
8.19.125 Ingress ACL Counter Group 10 (IG_ACL_COUNTER_GRP10)	328	8.20 USB Controller Registers .....	334
8.19.126 Ingress ACL Counter Group 11 (IG_ACL_COUNTER_GRP11)	328	8.20.1 Identification (ID) .....	336
8.19.127 Ingress ACL Counter Group 12 (IG_ACL_COUNTER_GRP12)	329	8.20.2 General Hardware Parameters (HWGENERAL) .....	336
8.19.128 Ingress ACL Counter Group 13 (IG_ACL_COUNTER_GRP13)	329	8.20.3 Host Hardware Parameters (HWHOST) .....	336
8.19.129 Ingress ACL Counter Group 14 (IG_ACL_COUNTER_GRP14)	329	8.20.4 Device Hardware Parameters (HWDEVICE) .....	337
8.19.130 Ingress ACL Counter Group 15 (IG_ACL_COUNTER_GRP15)	329	8.20.5 Tx Buffer Hardware Parameters (HWTXBUF) .....	337
8.19.131 Egress ACL Counter Group 0 (EG_ACL_COUNTER_GRP0)	330	8.20.6 Rx Buffer Hardware Parameters (HWRXBUF) .....	337
8.19.132 Egress ACL Counter Group 1 (EG_ACL_COUNTER_GRP1)	330	8.20.7 General Purpose Timer 0 Load (GPTIMER0LD) .....	337
8.19.133 Egress ACL Counter Group 2 (EG_ACL_COUNTER_GRP2)	330	8.20.8 General Purpose Timer 0 Control (GPTIMER0CTRL) .....	338
8.19.134 Egress ACL Counter Group 3		8.20.9 General Purpose Timer 1 Load (GPTIMER1LD) .....	338
		8.20.10 General Purpose Timer 1 Control (GPTIMER1CTRL) .....	339
		8.20.11 Capability Register Length	

(CAPLENGTH) .....	339	(ENDPTCTRL0) .....	361
8.20.12 Host Interface Version Number (HCVERSION) .....	340	8.20.38 Endpoint Control 1 (ENDPTCTRL1) .....	362
8.20.13 Host Control Structural Parameters (HCSPARAMS) ....	340	8.21 Serial Flash SPI Controller Registers	363
8.20.14 Host Control Capability Parameters (HCCPARAMS) ...	341	8.21.1 SPI Controller GPIO Mode Select (FUNCTION_SELECT_ADDR)	363
8.20.15 Device Interface Version Number (DCVERSION) .....	341	8.21.2 SPI Address Control (SPI_CONTROL_ADDR) .....	363
8.20.16 Device Control Capability Parameters (DCCPARAMS) ...	341	8.21.3 SPI I/O Address Control (SPI_IO_CONTROL_ADDR) ..	364
8.20.17 USB Command (USBCMD) ...	342	8.21.4 SPI Read Data Address (SPI_READ_DATA_ADDR) ...	364
8.20.18 USB Status (USBSTS) .....	344	8.21.5 SPI Data to Shift Out (SPI_SHIFT_DATAOUT_ADDR)	
8.20.19 USB Interrupt Enable (USBINTR) 346		8.21.6 SPI Content to Shift Out or In (SPI_SHIFT_CNT_ADDR) .....	365
8.20.20 USB Frame Index (FRINDEX) 348		8.21.7 SPI Data to Shift In (SPI_SHIFT_DATAIN_ADDR)	365
8.20.21 Frame List Base Address (PERIODICLISTBASE) .....	349	8.22 Global Control Registers .....	366
8.20.22 USB Device Address (DEVICEADDR) .....	349	8.22.1 Mask Control .....	367
8.20.23 Next Asynchronous List Address (ASYNCLISTADDR) .....	349	8.22.2 Operational Mode 0 .....	367
8.20.24 Address at Endpointlist in Memory (ENEDPOINTLIST_ADDR) ....	350	8.22.3 Operational Mode 1 .....	367
8.20.25 TT Status and Control (TTCTRL) 350		8.22.4 Global Interrupt .....	368
8.20.26 Programmable Burst Size (BURSTSIZE) .....	350	8.22.5 Global Interrupt Mask .....	369
8.20.27 Host Tx Pre-Buffer Packet Tuning (TXFILLTUNING) .....	351	8.22.6 Global MAC Address .....	369
8.20.28 Endpoint NAK (ENDPTNAK) 352		8.22.7 Loop Check Result .....	370
8.20.29 Endpoint NAK Enable (ENDPTNAKEN) .....	352	8.22.8 Flood Mask .....	370
8.20.30 Port/Status Control (PORTSC0) . 353		8.22.9 Global Control .....	371
8.20.31 USB Mode (USBMODE) .....	358	8.22.10 Flow Control 0 .....	372
8.20.32 Endpoint Setup Status (ENDPTSETUPSTAT) .....	359	8.22.11 Flow Control 1 .....	372
8.20.33 Endpoint Initialization (ENDPTPRIME) .....	359	8.22.12 QM Control .....	373
8.20.34 Endpoint De-Initialization (ENDPTFLUSH) .....	360	8.22.13 VLAN Table Function 0 .....	374
8.20.35 Endpoint Status (ENDPTSTATUS) .....	360	8.22.14 VLAN Table Function 1 .....	374
8.20.36 Endpoint Complete (ENDPTCOMPLETE) .....	361	8.22.15 Address Table Function 0 .....	375
8.20.37 Endpoint Control 0		8.22.16 Address Table Function 1 .....	375
		8.22.17 Address Table Function 2 .....	376
		8.22.18 Address Table Control .....	377
		8.22.19 IP Priority Mapping 2 .....	378
		8.22.20 Tag Priority Mapping .....	380
		8.22.21 Service Tag .....	380
		8.22.22 CPU Port .....	380
		8.22.23 MIB Function 0 .....	381
		8.22.24 MDIO Control .....	381
		8.22.25 LED Control .....	382

8.23 Port Control Registers 0x0100–0x0124	383	10.2 DDR Input Timing	412
8.23.1 Port Status	384	10.3 SPI Timing	412
8.23.2 Port Control	385	10.4 Reset Timing	413
8.23.3 Port-Based VLAN	387	<b>11 Package Dimensions</b>	<b>415</b>
8.23.4 Port-Based VLAN 2	388	<b>12 Ordering Information</b>	<b>417</b>
8.23.5 Rate Limit	389		
8.23.6 Priority Control	390		
8.23.7 Storm Control	390		
8.23.8 Queue Control	391		
8.23.9 Rate Limit 1	392		
8.23.10 Rate Limit 2	392		
8.23.11 Rate Limit 3	393		
8.23.12 Robin	393		
8.24 PHY Control Registers	394		
8.24.1 Control	395		
8.24.2 Status	396		
8.24.3 PHY Identifier	396		
8.24.4 PHY Identifier 2	396		
8.24.5 Auto-Negotiation Advertisement	397		
8.24.6 Link Partner Ability	398		
8.24.7 Auto-negotiation Expansion	399		
8.24.8 Function Control	399		
8.24.9 PHY Specific Status	400		
8.24.10 Interrupt Enable	401		
8.24.11 Interrupt Status	402		
8.24.12 Receive Error Counter	403		
8.24.13 Virtual Cable Tester Control	403		
8.24.14 Virtual Cable Tester Status	403		
<b>9 Electrical Characteristics</b>	<b>405</b>		
9.1 Absolute Maximum Ratings	405		
9.2 Recommended Operating Conditions	405		
9.3 General DC Electrical Characteristics	406		
9.4 25 MHz/40 MHz Clock Characteristics	407		
9.5 Radio Characteristics	408		
9.5.1 Receiver Characteristics	408		
9.5.2 Transmitter Characteristics	409		
9.5.3 Synthesizer Characteristics	409		
9.6 Power Consumption Parameters	410		
9.7 Internal Voltage Regulators	410		
<b>10 AC Specifications</b>	<b>411</b>		
10.1 DDR Interface Timing	411		

## 1. Pin Descriptions

This section contains both a package pinout and tabular listings of the signal descriptions.

The following nomenclature is used for signal names:

NC	No connection should be made to this pin
_L	At the end of the signal name, indicates active low signals
P	At the end of the signal name, indicates the positive side of a differential signal
N	At the end of the signal name indicates the negative side of a differential signal

The following nomenclature is used for signal types:

IA	Analog input signal
I	Digital input signal
IH	Input signals with weak internal pull-up, to prevent signals from floating when left open
IL	Input signals with weak internal pull-down, to prevent signals from floating when left open
I/O	A digital bidirectional signal
OA	An analog output signal
O	A digital output signal
P	A power or ground signal

Figure 1-1 shows the AR9341 pinout.




Figure 1-1. Package Pinout (See-Through Top View)

Table 1-1 provides the signal-to-pin relationship information for the AR9341.

Table 1-1. Signal to Pin Relationships and Descriptions

Signal Name	Pins	Type	Description
General			
RESET_L	A23	IH	External power on reset with weak pull up
SYS_RST_OUT_L	B51	OD	System reset out, open drain, pull up is required
XTALI	B52	I	40 MHz or 25 MHz crystal
XTALO	A59	I/O	When using an external clock, the XTALI pin is grounded and the XTALO pin should be driven with a square wave clock. AC coupling is recommended for the clock signal to the XTALO pin. The internal circuit provides the DC bias of approximately 0.6 V. The peak to peak swing of the external clock can be between 0.6 V to 1.2 V. Larger swing and sharper
Radio			
RFIN2GN_0			Differential RF outputs for 2.4 GHz chain 0
RFIN2GP_0			
RFOUT2GN_0	B63	OA	
RFOUT2GP_0	A73	OA	
RFIN2GN_1			Differential RF outputs for 2.4 GHz chain 1
RFIN2GP_1			
RFOUT2GN_1	A62	OA	
RFOUT2GP_1	B54	OA	
Analog Interface			
BIASREF	B65	IA	BIASREF voltage is 310 mV; must connect a 6.19 KΩ ± 1%
RBIAS			
XPABIAS2_0			
XPABIAS2_1			
External Switch Control			
ANTA	A64	O	External RF switch control
ANTB	B57	O	
ANTC	B58	O	
ANTD	A69	O	
Ethernet Switch			
RXN0	B37	IA	Ethernet port 0 receive pair, can be grounded if not used
RXP0	A41	IA	
RXN1	A40	IA	Ethernet port 1 receive pair, can be grounded if not used
RXP1	B35	IA	

**Table 1-1. Signal to Pin Relationships and Descriptions (continued)**

Signal Name	Pins	Type	Description
RXN2	B32	IA	Ethernet port 2 receive pair, can be grounded if not used
RXP2	A36	IA	
RXN3	A35	IA	Ethernet port 3 receive pair, can be grounded if not used
RXP3	B30	IA	
RXN4	A31	IA	Ethernet port 4 receive pair, can be grounded if not used
RXP4	B26	IA	
TXN0	B38	OA	Ethernet port 0 transmit pair, can be left open if not used
TXP0	A42	OA	
TXN1	A39	OA	Ethernet port 1 transmit pair, can be left open if not used
TXP1			
TXN2	B33	OA	Ethernet port 2 transmit pair, can be left open if not used
TXP2			
TXN3	A34	OA	Ethernet port 3 transmit pair, can be left open if not used
TXP3			
TXN4	A32	OA	Ethernet port 4 transmit pair, can be left open if not used
TXP4			

**External Memory Interface**

DDR_A_0			
DDR_A_1			
DDR_A_2			
DDR_A_3			
DDR_A_4			
DDR_A_5			
DDR_A_6			
DDR_A_7			
DDR_A_8			
DDR_A_9			
DDR_A_10	B16	O	
DDR_A_11	A10	O	
DDR_A_12	B8	O	2-bit bank address to indicate which bank the chip is accessing
DDR_BA_0	B15	O	
DDR_BA_1	A17	O	Deactivates the external memory clock when the signal is high
DDR_CKE_L	B4	O	
DDR_CK_N	B7	O	DDR_CK_P and DDR_CK_N are differential clock inputs. All address and control signals timing are related to the crossing of the positive edge of DDR_CK_P and the negative edge of DDR_CK_N.
DDR_CK_P	A9	O	
DDR_CS_L	A16	O	External memory chip select signal, active low



**Table 1-1. Signal to Pin Relationships and Descriptions (continued)**

Signal Name	Pins	Type	Description
DDR_CAS_L	A15	O	When this signal is asserted, it indicates the address is a column address. Active when the signal is low.
DDR_RAS_L	B14	O	When this signal is asserted, it indicates the address is a row address. Active when the signal is low.
DDR_DQM_0	A85	O	DDR data mask for data byte 0, 1, 2 and 3
DDR_DQM_1	A7	O	
DDR_DQS_0	B74	I/O	DDR data strobe for data byte 0, 1, 2 and 3
DDR_DQS_1	A6	I/O	
DDR_VREF	B5	I	DDR reference level for SSTL signals
DDR_WE_L	A14	O	When this signal is asserted, it indicates that the following transaction is write. Active when the signal is low.
DDR_DATA_0	A80	I/O	16-bit external memory data bus
DDR_DATA_1	B70	I/O	
DDR_DATA_2	A81	I/O	
DDR_DATA_3	B71	I/O	
DDR_DATA_4	A82	I/O	
DDR_DATA_5	B71	I/O	
DDR_DATA_6	B73	I/O	
DDR_DATA_7	A84	I/O	
DDR_DATA_8	B76	I/O	
DDR_DATA_9	A5	I/O	
DDR_DATA_10	B3	I/O	
DDR_DATA_11	A4	I/O	
DDR_DATA_12	A3	I/O	
DDR_DATA_13	B1	I/O	
DDR_DATA_14	A86	I/O	
DDR_DATA_15	B75	I/O	

Table 1-1. Signal to Pin Relationships and Descriptions (continued)

Signal Name	Pins	Type	Description
GPIO			
GPIO0	B23	I/O	General purpose I/O, programmable, can to be used as JTAG, SPI, I2S, SLIC, UART, LED control.
GPIO1	A28	I/O	
GPIO2	B24	I/O	
GPIO3	A29	I/O	
GPIO4	B25	I/O	
GPIO5	A51	I/O	
GPIO6	B44	I/O	
GPIO7			
GPIO8			
GPIO9			
GPIO10			
GPIO11			
GPIO12			
GPIO13			
GPIO14			
GPIO15			
GPIO16			
GPIO17			
GPIO18			
GPIO19			
GPIO20			
GPIO21			
GPIO22			
USB			
USB_DM	B42	IA/OA	USB D- signal; carries USB data to and from the USB 2.0 PHY
USB_DP	A50	IA/OA	USB D+ signal; carries USB data to and from the USB 2.0 PHY
Regulator Control			
CTRL_DDR_XPNP	A20	OA	External PNP Control. Connect to the base of an external PNP: collector to VDD_DDR and emitter to VDD33.
CTRL20	A48	OA	External PNP control. Connect to the base of an external PNP: collector to AVDD20 and emitter to VDD33.
Internal Regulator			
AVDD12_SWREG_OUT	A26, B21	P	1.2 V switching regulator output; see <a href="#">Figure 9-1, “Output Voltages Regulated by the AR9341,”</a> on page 410
AVDD33_SWREG	A25, B20	P	3.3 V input to the internal switching regulator
AVDD12_SWREG_FB	B22	I	Feedback to the internal switching regulator


Symbol	Pin	Description
<b>Power</b>		
AVDD12	A72, A74, A76, B43, B53, B55	Analog 1.2 V supply
VDD12	A8, A27, A47, B13, B28, B31, B36, B47, B69	Digital 1.2 V supply
AVDD20	B40	Analog 2.0 V supply output from the AR9341
AVDD33	A49, A60, A61, B61, B62	Analog 3.3 V supply
VDD_DDR	A12, A18, A83, B2	Digital DDR1/DDR2 supply, 1.8 V or 2.6 V
VDD25	A30, A33, A38, A45, A58, A79, B41	Digital 2.5 V supply
VDD33	B19	Digital 3.3 V supply
NC		
<b>Ground Pad</b>		
Exposed Ground Pad		<i>“Package Dimensions”</i> on



## 2. Functional Description

### 2.1 Functional Block Diagram

Figure 2-1 illustrates the AR9341 functional block diagram.



The AR9341 is comprised of several internal functional blocks, as summarized in

**Table 2-1. Functional Blocks**

Block	Description
CPU	The 74Kc MIPS processor with 64 KByte I-Cache and 32 KByte D-Cache can run up to 533 MHz. It can boot either from internal ROM or an external SPI-based Flash device.
Clocking	The AR9341 can support 25 MHz or 40 MHz reference clock input. The AR9341 contains five internal PLLs: CPU, DDR, audio, BB, and Ethernet. The PLLs generate various internal clocks. Accuracy of the audio PLL can support up to a 200-ppb frequency change. The dynamic clock switching module is capable of quickly changing the clock (to any of its even divide values) to memory/CPU separately. Dithering is supported for CPU_CLK and DDR_CLK separately to reduce EMI interference.
DDR Memory Controller	The AR9341 allows an external memory interface that can support 16-bit SDRAM, 16-bit DDR1, or DDR2. The memory controller can enter DDR/SDRAM self refresh for low power modes.
USB	Supports USB 2.0 Host/Device interface, configured using a bootstrap option. In USB host mode, the AR9341 can support the full number of devices/endpoints allowed in the USB 2.0 specification. It can also interface to the USB hub. In USB device mode, the AR9341 is fully compliant to USB 2.0 specification and supports USB suspend mode.

Table 2-1. Functional Blocks

Block	Description
Ethernet Switch/ GMAC	Internal 10/100 Ethernet switch with 4 LAN ports and one WAN port. The AR9341 integrates two GB Ethernet MACs (GMAC0 and GMAC1). GMAC1 is connected to the GB Ethernet switch, while GMAC0 can be directly connected to the FE PHY ports (port 0 or 4) of the switch. Please see <a href="#">“Ethernet Subsystem”</a> on <a href="#">page 47</a> for more details.
	GMAC0 Contains the Ethernet WAN port-specific accelerators.
	GMAC1 Connects to the internal Ethernet switch Can be configured to run at 1000 Mbps speed or in 100 Mbps speed. This interface supports flow control between the CPU port and the switch.
UART	Supports a low-speed UART (up to 115.2 Kbps) and high-speed UART (up to 3 Mbps)
GPIO	Contains 22 GPIO pins; 17 of them are highly configurable, can be any input/output to
I <sup>2</sup> S/SPDIF Audio Interface	S/ SPDIF audio interface with sampling rate up to 96 KSps, with a sample S master and slave modes are supported. The master clock can  Incorporates audio PLL, which supports accuracy of up to 200 ppb frequency change and has a separate audio clock adaptation module that can slowly change the clock assisted
SLIC	A 8-bit, 64-slot SLIC interface with support for:  Supports various frame sync widths: half-bit clock width, one-bit clock width, etc.  Both internal and external bit clock; the internal clock frequency is programmable
Segmentation/ Checksum Accelerator	A dedicated hardware-based accelerator for segmentation/desegmentation of packets with auto Checksum computation. The hardware can read from the DDR and write back into a different location, simultaneously computing the checksum for the data chunk.
Wireless MAC/BB/ Radio	Integrated 2.4 GHz 802.11n 2x2 two spatial stream MIMO MAC/baseband/radio. Additional features include the optional 802.11n features of Maximal Likelihood (ML) decoding, Low-Density Parity Check (LDPC), Maximal Ratio Combining (MRC), and  See <a href="#">“WLAN Medium Access Control (MAC)”</a> on <a href="#">page 73</a> .

## 2.2 Bootstrap Options

Table 2-2 details the AR9341 bootstrap options.

Table 2-2. Bootstrap Options


Bit	Name	Pin			Description
23	SOFTWARE_OPTION_8	GPIO9			Not used
22	SOFTWARE_OPTION_7	GPIO8			Not used
21	SOFTWARE_OPTION_6	GPIO5			Reserved; Should be set to 1
20	SOFTWARE_OPTION_5	GPIO4			Can be used by software for any purpose
19	SOFTWARE_OPTION_4	DDR_A_12			Can be used by software for any purpose
18	SOFTWARE_OPTION_3	DDR_CKE_L			Can be used by software for any purpose
17:16	SOFTWARE_OPTION_2 SOFTWARE_OPTION_1	DDR_A_9	DDR_A_8	Interface	Selects the boot mode option. Only the USB option is support. Valid only if BOOT_SELECT (bit [2]) is
15:11					
10:8					
7	USB_MODE				
					To enable USB device mode, GPIO20 should be tied to 1. Otherwise by default, it is in host mode.
6					
5	EJTAG_MODE				To enable EJTAG, GPIO18 should be tied to 1. Otherwise by default, it is in JTAG mode.
4	REF_CLK				0 Selects REF_CLK 25 MHz (Default)
					1 Selects REF_CLK 40 MHz
					To enable REF_CLK 40 MHz, GPIO22 should be tied to 1. Otherwise by default, it is in REF_CLK
3					
2	BOOT_SELECT				0 Selects boot from ROM (Default)
					To enable boot from SPI, GPIO6 should be tied to 1. Otherwise by default, boot from ROM is selected.
1	SDRAM_DISABLE	GPIO7			0 SDRAM enabled (Default)
					1 SDRAM disabled
					To disable SDRAM, GPIO7 should be tied to 1. Otherwise by default, SDRAM is enabled.
0	DDR_SELECT	GPIO10			0 Selects DDR 2
					1 Selects DDR 1 (Default)
					To select DDR2, GPIO10 is tied to 0. Otherwise by default, DDR1 is selected.

All GPIOs used as bootstrap should have stable value at the pins until SYS\_RST\_L\_OUT is deasserted.

See Figure 10-5 for bootstrap timing.

## 2.3 RESET

Figure 2-2 shows the AR9341 reset.




Each of the per- block resets can be issued by software by writing to the RST\_RESET register. See “Reset (RST\_RESET)” bit definitions for each per block reset.



## 2.4 PLL and Clock Control

### 2.4.1 Full Chip Clocking Structure



The AR9341 includes these PLLs:

PLL	Description
<b>“Audio PLL”</b>	
BB PLL	By default, this PLL generates clocks for the radio, baseband and WMAC.
<b>“CPU PLL”</b>	By default the source clock for the CPU_CLK, although it can also be derived from the DDR
<b>“DDR PLL”</b>	By default the source clock for DDR_CLK and AHB_CLK, though both can also be derived
ETH PLL	Generates the clock for all Ethernet interfaces, MAC, etc.
USB PLL	Generates the USB 30 MHz/480 MHz clock for USB controller.

### 2.4.1 CPU PLL

The CPU PLL is configured by the bit CPU\_PLL\_CONFIG in “CPU DDR Clock Control (CPU\_DDR\_CLOCK\_CONTROL)”. The clock can vary slightly by changing the divider’s FRAC. The dithering is controlled through the “CPU PLL Dither Parameter (CPU\_PLL\_DITHER)” register. Note that if DDR\_CLK is derived from the CPU PLL, it is better to turn off dithering.

The clock switcher and dynamic clock divider guarantee any change in inputs to this module is glitch-free; thus input to this block can change. Make sure that, when modifying the select to the clock switcher module, both clock inputs are present as switching from one clock to another depends on both clocks. Figure 2-4 details the derivation of the CPU\_CLK that clocks the MIPS processor.




Figure 2-4. 74Kc Processor CPU Clock

### 2.4.2 DDR PLL

The DDR PLL is configured with Configuration (DDR\_PLL\_CONFIG) “CPU DDR Clock Control (CPU\_DDR\_CLOCK\_CONTROL)” PLL clock is dithered by Parameter (DDR\_PLL\_DITHER)” immediately after issuing an auto refresh command to the DDR.

DDR\_CLK and AHB\_CLK select signal change to clock switching logic, which should be made only if both clock inputs are preset.

The FRAC part of the PLL is dynamic, but the INT part of the divider requires the PWD to go high and then low.

Thus, changing the PLL clocks dynamically

1. Asserting the PLL\_BYPASS mode bit.
  2. Asserting the PWD for that PLL.
  3. Reconfiguring divider INT/FRAC values.
  4. Deasserting the PWD for the PLL
  5. Waiting for the clock to become stable by
  6. Removing the PLL\_BYPASS bit for this PLL.
- The CPU can do this procedure any time for CPU\_CLK/AHB\_CLK, which is useful to enter low power states leading to minimal chip power consumption. Another way to change the CPU/AHB/DDR\_POST\_DIV to shift down to lower clock for these clocks. An optimal DDR and CPU frequency can be dynamically chosen, and the PLL reprogrammed for optimal power. However, make sure that no DDR transaction is pending or in progress before changing the DDR\_CLK frequency.




Figure 2-5. DDR\_CLK and AHB\_CLK

### 2.4.3 Audio PLL

The audio PLL is configured with “Audio PLL Configuration (AUDIO\_PLL\_CONFIG)”. Hardware supports small variations in the PLL clock by dynamically changing the FRAC value using the “Audio PLL Modulation Control (AUDIO\_PLL\_MODULATION)” and “Audio PLL Jitter Control (AUDIO\_PLL\_MOD\_STEP)” registers.

### 2.5 MIPS Processor

The AR9341 integrates an embedded MIPS 74Kc processor. For more information, visit: <http://www.mips.com/products/cores/32-64-bit-cores/mips32-74k/>

Under Processor Cores-74K Family, refer to:

- MIPS32® 74Kc™ Processor Core Datasheet
- MIPS32® 74K® Processor Core Family Software User’s Manual

#### 2.5.1 Configuration

Table 2-3 summarizes the configuration settings used by the AR9341. Upon reset, the CPU puts out an address of 0xBFC00000 which is mapped to the flash address space. The AR9341 processor supports a clock frequency

Table 2-3. Core Processor Configuration Settings

Setting	Description
Cache Size	The AR9341 implements 64 KB 4-way set associative instruction cache and 32 KB four-way set associative data cache. It supports single cycle multiply-accumulate, MIPS32 and MIPS16 instruction sets and non-blocking cached reads.
Endian	The AR9341 implements big Endian addressing.
Block Addressing	The AR9341 implements sequential ordering.

### 2.6 Address MAP

Figure 2-6 shows the address space allocation.




Figure 2-6. Address Space Allocation

## 2.7 DDR Memory Controller

The AR9341 allows an external memory interface supporting 16-bit SDRAM, 16-bit DDR1, or DDR2. The memory controller can enter DDR/SDRAM self refresh for low power modes.

The SDRAM, DDR1, and DDR2 modes have small differences in read/write transactions. For a write transaction, DDR2 memory expects write data after a latency depending on CAS latency. DDR1 memory expects the first data immediately after the clock in which the write command is issued. SDRAM expects the write data to start with the write command itself.

The controller uses the configurable parameter DDR2\_TWL in the (DDR\_DDR2\_CONFIG)

parameter is applicable for DDR1 and DDR2 modes: it should be set to one for DDR1 mode, and to  $(CAS - 1) * 2 - 1$  for DDR2 mode.

The controller handles SDRAM mode as needed depending on the Configuration (DDR\_CTL\_CONFIG) SDRAM\_MODE\_EN bit.

### On-Chip SRAM

The DDR controller provides 32 KBytes of on-chip SRAM for access to critical information. This SRAM is mapped at the base address 0x1D000000 and is accessible by CPU and all other memory clients. The SRAM can be used for critical control and data information exchange between the CPU and memory clients, when DDR memory is not accessible

during low power modes and during initial boot from external hosts.

### Enabling DDR2 Mode

Set the bit SDRAM\_MODE\_EN in “DDR Controller Configuration (DDR\_CTL\_CONFIG)” to zero, and ENABLE\_DDR2 in “DDR2 Configuration (DDR\_DDR2\_CONFIG)” should be set to one. As only a 16-bit interface is supported, HALF\_WIDTH should also be set. The VEC field in the register “DDR Read Data Capture Bit Mask (DDR\_RD\_DATA\_THIS\_CYCLE)”

“DDR

“DDR Controller Configuration (DDR\_CTL\_CONFIG)”. As only a 16-bit interface is supported HALF\_WIDTH should also be set, and the VEC bit in “DDR Read Data Capture Bit Mask (DDR\_RD\_DATA\_THIS\_CYCLE)” should be

shows the DDR configurations.

Table 2-4. DDR Configurations

Device on Board	Total Memory	Mode	DDR1	DDR2	Notes
512 Mbits x 16	64 MBytes	16 Bit	Yes	Yes	CPU address A26/ A27 unused
512 Mbits x 8 512 Mbits x 8	128 MBytes	16 Bit	Yes	No	CPU address A27 unused

### 2.7.2 Address Mapping

Table 2-5 shows the correspondence of the internal CPU address, the DDR interface address, and the physical memory address.

Supported devices include:

- DDR1/DDR2 512 Mbits x 16
- DDR1 512 Mbits x 8

Table 2-5. CPU Address: DDR Interface Address Mapping

DDR Interface Address	Column Address:	Bank Address:	Row Address <sup>[1]</sup> :
DDR_A_0	0	—	CPU_ADDR[11]
DDR_A_1	CPU_ADDR[2]	—	CPU_ADDR[12]
DDR_A_2	CPU_ADDR[3]	—	CPU_ADDR[13]
DDR_A_3	CPU_ADDR[4]	—	CPU_ADDR[14]
DDR_A_4	CPU_ADDR[5]	—	CPU_ADDR[15]
DDR_A_5	CPU_ADDR[6]		CPU_ADDR[16]
DDR_A_6			CPU_ADDR[17]
DDR_A_7			CPU_ADDR[18]
DDR_A_8			CPU_ADDR[19]
DDR_A_9			CPU_ADDR[20]
DDR_A_10			CPU_ADDR[21]
DDR_A_11			CPU_ADDR[22]
DDR_A_12			CPU_ADDR[24]
DDR_BA_0			—
DDR_BA_1			—

[1]Row address: DDR\_A\_0 through DDR\_A\_12, when the row is accessed.

[2]The AR9341 does not support BA\_2, which thus must be connected to GND at the memory if present.

### 2.7.3 Refresh

DDR memory must refresh periodically. The DDR controller has an automatic 25- or 40-MHz refresh command generation module that clocks with REF\_CLK. Because DDR\_CLK is dynamic, the auto REFRESH\_PERIOD works on the fixed REF\_CLK.

#### 2.7.3.1 Self Refresh

The AR9341 DDR controller supports a self refresh (SF) sequence; that is, it has hardware support to issue commands to place DDR memory into and to exit SF mode. The register “DDR Self Refresh Control (DDR\_SF\_CTL)” controls basic SF behavior.

If EN\_SELF\_REFRESH is set and no valid DDR transactions are in progress, the DDR controller initiates an SF enter sequence. If DDR clients have transactions in progress, the controller waits until no DDR activity is occurring. If EN\_AUTO\_SF\_EXIT is set, the controller initiates an exit SF sequence upon detecting a DDR request from any DDR client. If this bit is not set, DDR is in SF, a DDR new request is seen, the controller generates a miscellaneous DDR\_ACTIVITY\_IN\_SF interrupt (see the

“Miscellaneous Interrupt Status (RST\_MISC\_INTERRUPT\_STATUS)”).

Software can alternatively force the controller to exit SF by setting EN\_SELF\_REFRESH to 0.

“Self Refresh Timer (SF\_TIMER)” register bits SF\_TIMER\_RF\_OUT\_DPR\_COUNT and SF\_TIMER\_IN\_RF\_DPR\_COUNT indicate the REFRESH\_PERIOD number that the controller was in SF and the duration for which it was out of SF. Using these variables, software can decide when to enable hardware to reenter SF.

The controller can also generate an interrupt to the CPU while entering SF, exiting SF, and while in SF if DDR activity is detected.

Immediately after exiting SF, read commands should not be issued until TXSR is met and non-read commands should not be issued until TXSNR is met. These timing parameters can be programmed via the TXSNR and TXSR fields of the DDR\_SF\_CTL registers. Note that these are in terms of DDR\_CLK and not REF\_CLK.

While in SF, DDR\_CK\_P and DDR\_CK\_N clocks can be gated, optionally using the EN\_SF\_CLK\_GATING bit.

## 2.8 SLIC

### 2.8.1 Overview

The AR9341 provides a single, 4-wired, multi-channel PCM digital highway for connecting to a SLIC-based VOIP interface circuit. The SLIC interface is compatible with a standard PCM interface based on T1 (24 channels at 1.544 MHz) or E1 (32 channels at 2.048 MHz).

Trunk interfaces are suitable for VOIP applications. Other non-standard channel numbers up to 64 channels and a bit rate up to 8.092 MHz are supported via register configuration. In a VOIP application, the AR9341 SLIC controller can be configured as a bridge between the PCM voice interface and the LAN/WAN/WLAN IP packet interface.

The SLIC controller can transmit/receive on 1, 2, or multiple-time multiplexed 8-bit voice channels on the PCM trunk. Up to 64 channels are supported through the bit mask channel enable registers. All Tx/Rx operations are 8-bit PCM samples transferred using descriptor-based DMA controllers (mailboxes) between the system memory and the trunk interface. Each direction (Tx and Rx) has one mailbox DMA controller.

The major features include:

- Programmable number of SLIC\_SLOTS
- Enabling multiple slots
- Master or slave programming
- Short/long frame sync
- Delayed or non-delayed data operation mode
- SLIC enable/disable
- Programmable divider clock
- 8-bits/slot (maximum of 64 slots); having 16 bits/slot requires enabling two consecutive slots. In 16-bit mode, the total number of slots available becomes 32.
- Separate interrupts for Rx and Tx DMA completion
- SLIC interrupt for unexpected frame sync in slave mode
- Bit swap across byte boundary
- Configurable options to send data at various edges after frame sync
- Variations in frame sync duration
  - Frame sync can last for a half clock duration of BIT\_CLK
  - Frame sync can stay for more than one clock duration of BIT\_CLK (the number of clocks for which frame sync should be high is configurable)

Figure 2-7 shows the SLIC block diagram.




Figure 2-7. SLIC Block Diagram

### 2.8.2 SLIC Interface

The SLIC interface utilizes a versatile mailbox DMA controller for all data transfers to and from the SLIC controller. For more information, see [“Mailbox \(DMA\)”](#).

In the Tx direction, software prepares suitable voice buffers from IP packets received from LAN/WAN/WLAN in system memory, and hands to the mailbox DMA using descriptors. The DMA controller reads the buffers from memory and puts them onto the Tx channels or time slots on the PCM interface. Only channels/time slots enabled by the Tx mask registers are used for sending Tx data. All Tx data synchronizes with respect to frame sync, which provides voice sample synchronization between the source and the voice data receiver. Channel numbering starts with respect to the frame sync being asserted and based on programmable number PCM clocks where

In the Rx direction, the SLIC controller receives voice samples from the channels/time slots reenabled by the Rx mask register. These 8-bit samples are then assembled and DMAed to system memory based on the buffer pointers provided in the Rx descriptors. Like Tx, all Rx sample operations synchronize with respect to frame sync. Channel numbering starts with frame sync being asserted and is based on the programmable number of PCM clocks where frame sync remains asserted.



### 2.8.5 SLIC Interface Signals

The SLIC interface uses the GPIO pins to implement the PCM highway. The GPIO must be programmed for the necessary SLIC signals (bit clock, frame sync, DI, DO) through the GPIO module. [Table 2-6](#) shows the SLIC interface signals.

**Table 2-6. SLIC Interface Signals**

Signal Name	Type	Description
SLIC_PCM_FS_IN	I	PCM frame sync input in slave mode
SLIC_PCM_DATA_IN	I	PCM serial data input
SLIC_PCM_CLK_IN	I	PCM bit CLK input in slave mode
SLIC_PCM_CLK_OUT	O	PCM bit CLK output in master mode
SLIC_PCM_DATA_OUT	O	PCM serial data output
SLIC_PCM_FS_OUT	O	PCM frame sync output in master mode
SLIC_FS_OUT_EN	O	PCM frame sync drive enable to GPO pad
SLIC_DATA_OUT_EN	O	PCM data out enable to GPO Pad

### 2.8.6 SLIC Master and Slave Modes

#### ■ Master Mode

The SLIC controller is the master of the PCM trunk interface and controls the interface clock (PCM CLK), frame sync, and the time slots. The SLIC controller requires a clock source (from the on-chip PLL block) and has an internal divider to generate the PCM clock and frame sync frequencies.

The SLIC uses the same clock source as the I<sup>2</sup>S interface, therefore SLIC will not work at the correct bit clock when in slave mode.

The SLIC controller is a slave device on the PCM trunk interface and receives the interface clock (PCM CLK) and frame sync from an external PCM master.

The major programmable features include:

Time Slot Count	generates (master mode) or looks for (slave mode) is programmable (1–64). Each 8-bit time slot is referenced from the frame sync pulse and starts at a programmable number of CLK edges from the CLK edge where frame sync is asserted
Programmable Active Slots	The SLIC controller can send data (in Tx) or sample incoming data (Rx) on one or more time slots in a PCM frame as per a programmable mask. Each time slot (1–64) on the frame time is assigned a mask bit. Each direction (Tx/Rx) has a separate 64-bit mask register. The data from the internal buffer is sent only on time slots for which the corresponding mask bit is set. For remaining time slots, the Tx out line is tristated. Similarly, data is sampled from the Rx in line only on time slots for which the corresponding mask bit is set in the Rx mask register.
FrameSync Length and Delay	The frame sync (generated during master mode and sampled in slave mode) can have a programmable length (1/2 PCM CLK, or 1 to 8 PCM CLKs, i.e., one time slot in duration). It is programmable using the fields LONG_FS and LONG_FSCLKS of the register “ <a href="#">SLIC Timing Control (SLIC_TIMING_CTRL)</a> ”. The start of the first time slot in a PCM frame with reference to frame sync can be programmed to be 1–8 CLK edges from the first CLK edge where frame sync is asserted (master mode) or sampled high (slave mode).
Bit Endianness	The bit ordering within a byte (1 time slot data = 8 bits) can be programmed, with bit [0] (closest to frame sync) being the MSB OR bit [7] (farthest from frame sync) being MSB. The SLIC_SWAP register has one bit each for Tx and Rx direction to set the bit ordering.

## 2.9 Segmentation/Desegmentation/ Checksum Accelerator

Three different operation modes are available:

- Compute checksum of a data buffer.  
Set the OFFTY field to 0x0.  
In this case, the CPU sets up one descriptor per data buffer in the Tx direction. Hardware computes the checksum for each data buffer individually, and updates the checksum in DWord1 of the descriptor. After processing a data buffer, hardware sets PktV bit in DWord1, showing hardware completed processing this data buffer.
- Read in a chunk of buffer and split it to many smaller chunks, computing the checksum for each smaller chunk.  
In this case the Tx descriptor has one descriptor, and receive would be a chain of descriptors one for each smaller chunk. It is the responsibility of the software to set the buffer sizes correctly for all the smaller

chunks as well as the big source data chunk so that the sizes of all the smaller ones match the size of the big source chunk.

For each smaller buffer, hardware computes the checksum and updates the STATUS field. Because hardware does not update the SOF/EOF fields, it is recommended that software queue desegmentation one chunk at a time. The OFFTY field is set to 0x001.

- Read in many small chunks of data, combine them into one, and compute the checksum of this big chunk.

Each buffer chunk is associated with a descriptor. If many small pieces are present, the first has the SOF bit in its descriptor set and the last has the EOF bit set in its descriptor. Hardware reads all data from these data buffers and updates checksum in the Rx descriptor. It also writes back the data buffer size in the third word.

shows the Tx descriptor structure.

Table 2-7. Tx Descriptor Structure

DWord	Bits	Name	Description
0	31:0	BUFFER_	Indicates the data buffer start address, supports non-word aligned addresses. The DMA can perform byte-write transactions, which help in segmentation/desegmentation on buffers on any address and any length.
1 (CONTROL)	31	PKTV	Packet valid; Software must set PktV to 0, and after the descriptor is processed and checksum is updated, hardware sets it back to 1.
	30:28	OFFTY	0 Compute checksum only. Bytes are not pushed to receive side for
			1 Compute checksum and fill up Rx buffers and compute checksum on
	27	EOF	The frame ends with this buffer. If the frame spans multiple descriptors, the first descriptor should have StartOfFrame set and last descriptor should
	26	SOF	Should be set on the first descriptor, when more than one buffers are linked
	25	PKTINTREN	If set, enables generation of interrupt after the descriptor is being processed.
	24:19	RES	Reserved
1 (STATUS)	18:0	PKTSIZE	Tx buffer size (initialized by the CPU) Supports up to 512 KByte buffers.
	31	PKTV	Packet valid; After descriptor is processed and checksum is updated, hardware will set this bit to 1.
	30	PKTINTREN	If set, indicates generation of interrupt for the processed descriptor.
	29:25	RES	Reserved
2	15:0	CHKSUM	Checksum (written back by hardware); 16-bit checksum computed on bytes in the buffer associated with the descriptor.
	31:0	NEXTDESC	Next descriptor address; The descriptor chain is traversed until it reaches one with its PktV bit set to 1. If this descriptor is the last descriptor in the chain, point the next descriptor address to the first descriptor in the chain, which will already have PktV set by hardware.
3 (STATUS ONLY)	31:19	RES	Reserved
	18:0	HWPKTSIZE	Hardware Tx packet size; Remains the same as the one in control descriptor.



Table 2-8 shows the Rx descriptor structure.

**Table 2-8. Rx Descriptor Structure**

DWord	Bits	Name	Description
0	31:0	BUFFER_ADDR	Buffer address; Indicates the data buffer start address. Non-word aligned addresses are supported. The DMA can perform byte-write transactions, which help in segmentation and desegmentation on buffers on any address and on any length.
1 (CONTROL)	31	PKTV	Packet valid; Software must set PktV to 0, and after the descriptor is processed and checksum is updated, hardware sets it back to 1.
	30:26	RES	Reserved
	25	PKTINTREN	If set, enables generation of interrupt after the descriptor is being processed.
	24:19	RES	Reserved
1 (STATUS)			
	30	PKTINTREN	If set, indicates generation of interrupt for the processed descriptor.
	29:16	RES	Reserved
	15:0	CHKSUM	Checksum (written back by hardware); 16-bit checksum computed on
2	31:0	NEXTDESC	Next descriptor address; The descriptor chain is traversed until it reaches one with its PktV bit set to 1. If this descriptor is the last descriptor in the chain, point the next descriptor address to the first descriptor in the chain, which will already have PktV set by hardware.
3 (STATUS ONLY)	31:19	RES	Reserved
	18:0	HWRXPKTSIZE	Hardware Rx packet size; the number of Bytes in the Rx buffer

## 2.10 GPIO

The GPIO module is structured in such a way that any signal listed in [Table 2-10, “GPIO Output Select Values,”](#) on [page 41](#) and [Table 2-11, “GPIO Input Select Values,”](#) on [page 43](#) can be available through any GPIO pin, except for the JTAG signals, which cannot be programmed on any other GPIO pins.

GPIO pins can be configured as input/output by programming the appropriate bits in the GPIO function registers. On reset, GPIO[17:0] are configured with certain default signals, as shown in [Table 2-9](#).

See “[GPIO Registers](#)” on [page 116](#) for more information on GPIO control and multiplexing.

---

**NOTE:** JTAG pins must use GPIO[3:0]. Apart from JTAG, all signals can use any GPIO and can use GPIO[3:0] by setting the DISABLE\_JTAG bit to 1 in “[GPIO Function \(GPIO\\_FUNCTION\)](#)”.

---


*Table 2-9. Default GPIO Signals*

GPIO			
GPIO0			
GPIO1			
GPIO2			
GPIO3			
GPIO4	CLK_OBS5		
GPIO5			
GPIO6	SPI_CLK		
GPIO7	SPI_MOSI		
GPIO8	SPI_MISO		
GPIO9	UART0_SIN		Low-speed UART0 serial input
GPIO10	UART0_SOUT	Output	Low-speed UART0 serial output
GPIO11			
GPIO12			
GPIO13			
GPIO14			
GPIO15	—	Input	Software configurable
GPIO16	—	Output	Software configurable
GPIO17	—	Input	Software configurable
GPIO18	—	Output	Software configurable
GPIO19	—	Output	Software configurable
GPIO20	—	Output	Software configurable
GPIO21	—	Output	Software configurable
GPIO22	—	Output	Software configurable

[1]See [Table 8.3.21, “GPIO Function \(GPIO\\_FUNCTION\),”](#) on [page 123](#) for clock signals that can be observed through GPIO pins.

### 2.10.1 GPIO Output

GPIO is structured to output one of 128 signal through any GPIO pin. See [Figure 2-8](#).



**Figure 2-8. GPIO is Structured to Output 1 of 128 Signal Through Any GPIO**

Each GPIO output is structured as 128:1 MUX. The MUX select is an 8-bit register that can be programmed with the values 0–127 that particular input signal through the GPIO pin, as shown in source from the registers. Each 32-bit register has select values for four GPIO pins (8 bits each).

**Table 2-10. GPIO Output Select Values**

MUX Select Value	Signal Name	
1	R	
2	R	
3	R	
4		
5	S	
6		SLIC reference clock
7		
8		
9		
10		
11		
12	I2S_CLK	I <sup>2</sup> S reference clock
13	I2S_WS	I <sup>2</sup> S word select for stereo
14	I2S_SD	I <sup>2</sup> S serial audio data
15	I2S_MCK	I <sup>2</sup> S master clock
16	CLK_OBS0	Clock observation, see “GPIO Function (GPIO_FUNCTION)” on <a href="#">page 123</a> for clock signals that can be observed through GPIO pins
17	CLK_OBS1	
18	CLK_OBS2	
19	CLK_OBS3	
20	CLK_OBS04	
21	CLK_OBS5	
22	CLK_OBS6	
23	CLK_OBS7	

**To output the signal through the GPIO pin, use this register programming:**

1. If using a non-JTAG signal on GPIO[3:0], write the bit DISABLE\_JTAG of the “GPIO Function (GPIO\_FUNCTION)” register to 1.
2. Set the corresponding GPIO bit in the “GPIO Output Enable (GPIO\_OE)” register to 0.
3. Write the particular GPIO field in the “GPIO\_OUT\_FUNCTIONx” register with the corresponding output signal value from [Table 2-10](#).

**For example, to drive the SPI\_CLK signal**

“GPIO Output Enable


2. Set the 8-bit field ENABLE\_GPIO4 (bits “GPIO Function 1 (GPIO\_OUT\_FUNCTION1)” register to 10.

**Table 2-10. GPIO Output Select Values**

24	UART0_SOUT	Low-speed UART0 serial data out
25	SPDIF_OUT	SPDIF data output
26	LED_ACTN[0]	5 port Ethernet switch activity LEDs
27	LED_ACTN[1]	
28	LED_ACTN[2]	
29	LED_ACTN[3]	
30	LED_ACTN[4]	
31	LED_COLN[0]	5 port Ethernet switch collision detect LEDs
32	LED_COLN[1]	
33	LED_COLN[2]	
34	LED_COLN[3]	
35		
36	LED_DUPLEXN[0]	5 port Ethernet switch full duplex/half duplex LEDs
37		
38		
39		
40		
41		5 port Ethernet switch link indicator LEDs
42		
43		
44		
45		
46		External LNA control for chain 0
47		External LNA control for chain 1
48		MAC Tx frame (indicates the MAC is transmitting)
49		
50		
51		
71:52		
72		MAC detected a WOW packet
73		
74		
78:75		
79	UART1_TD	High-speed UART1 transmit data
80	UART1_RTS	High-speed UART1 request to send
83:81	RES	Reserved
84	DDR_DQ_OE	DDR data output enable
86:85	RES	Reserved
87	USB_SUSPEND	USB suspend
91:88	RES	Reserved

### 2.10.2 GPIO Input

GPIO inputs are structured so that any signal listed in [Table 2-11](#) can source from any GPIO pin. See [Figure 2-9](#).



**Figure 2-9. Any Signal Can Receive Input From Any GPIO**

Each signal can receive its input from GPIO[22:0]. Each signal has an 8-bit register that can be programmed 0–22; the signal gets its input for the corresponding GPIO pin programmed in the “GPIO\_IN\_ENABLEx” See [Table 2-11](#).

**To route the GPIO input to a particular signal, use this register programming:**

1. If using a non-JTAG signal on GPIO[3:0], write the bit DISABLE\_JTAG of the “GPIO Function (GPIO\_FUNCTION)” register to 1.
2. Set the corresponding GPIO bit in the “GPIO Output Enable (GPIO\_OE)” register to 1.
3. Write the particular 8-bit GPIO field in the “GPIO\_IN\_ENABLEx” register with the corresponding output signal value from [Table 2-11](#).

**For example, to route the UART0\_SIN signal**

“GPIO Output Enable

2. Set the UART0\_SIN field (bits[15:8]) in the “GPIO In Signals 0 (GPIO\_IN\_ENABLE0)”

shows the GPIO input select values.

**Table 2-11. GPIO Input Select Values**

Signal Name	
SPI_MISO	
UART0_SIN	
I2S_MCLK	
I2S_CLK	
I2S_MIC_SD	
I2S_WS	
SLIC_PCM_FS	
SLIC_DATA_IN	SLIC data in
UART1_CTS	High-speed UART1 clear to send
UART1_RD	High-speed UART1 receive data

## 2.11 Serial Flash SPI/ROM

The SPI controller supports two ways of programming the SPI device:

- The bit blasting method by which data, CLK, and the CS are programmed directly by CPU bit in the controller register SPI\_IO\_CNTRL\_ADDR, which is shifted on to the interface signals.
- Direct programming of the data and the number of bits to shift. The controller takes care of shifting the specified number of bits.

The SPI controller has a dedicated chip select available to an external flash for booting, as well as two more configurable chip selects.

### 2.11.1 SPI Operations

Before performing any SPI operation, the FUNCTION\_SELECT and REMAP\_DISABLE bits of the register SPI\_FUNCTION\_SELECT are set to 1. Any page program or erase operations on the SPI device must enable the write enable latch (WEL).

#### 2.11.2 Write Enable

1. Program the register SPI\_SHIFT\_DATAOUT\_ADDR with the WREN CMD value.
2. Program SPI\_SHIFT\_CNT\_ADDR:

SHIFT_CNT	8	Number of WREN
TERMINATE	1	After shifting 8-bit deassert
SHIFT_CLKOUT	0	Initial value of clk
SHIFT_CHNL	001	Enable chip select 0
SHIFT_EN	1	Enable shifting

#### 2.11.3 Page Program

- Send a **write enable** command before any page program or erase operations.
- Use the **send** command:
  - a. Program SPI\_SHIFT\_DATAOUT\_ADDR with the PP CMD value.
  - b. Program SPI\_SHIFT\_CNT\_ADDR:

SHIFT_CNT	8	Number of command bits
TERMINATE	0	Do not deassert CS; CMD is followed by address/data
SHIFT_CLKOUT	0	Initial value of clk
SHIFT_CHNL	001	Enable chip select 0
SHIFT_EN	1	Enable shifting

- Send the address:
  - a. Program SPI\_SHIFT\_DATAOUT\_ADDR with the address to be programmed.
  - b. Program SPI\_SHIFT\_CNT\_ADDR:

SHIFT_CNT	24	Number of address command bits
TERMINATE	0	Do not deassert CS; CMD is followed by address/data
SHIFT_CLKOUT	0	Initial value of clk
SHIFT_CHNL	001	Enable chip select 0
SHIFT_EN	1	Enable shifting

- Send the data:
  - a. Program SPI\_SHIFT\_DATAOUT\_ADDR with the data to be programmed.
  - b. Program SPI\_SHIFT\_CNT\_ADDR:

SHIFT_CNT	32	Number of data bits
TERMINATE	1	Deassert chip select after programming the data
SHIFT_CLKOUT	0	Initial value of clk
SHIFT_CHNL	001	Enable chip select 0
SHIFT_EN	1	Enable shifting

The command and address can be

SPI\_SHIFT\_DATAOUT\_ADDR in the order:  
SHIFT\_CNT field in SPI\_SHIFT\_CNT\_ADDR is set to 32.

- a. Program SPI\_SHIFT\_DATAOUT\_ADDR command and address.
- b. Program SPI\_SHIFT\_CNT\_ADDR:

SHIFT_CNT	32	Number of command and address bits
TERMINATE	0	Keep chip select asserted until the data is read
SHIFT_CLKOUT	0	Initial value of clk
SHIFT_CHNL	001	Enable chip select 0
SHIFT_EN	1	Enable shifting

- Read the data by programming SPI\_SHIFT\_CNT\_ADDR:

SHIFT_CNT	32	Number of bits to be read
TERMINATE	1	Deassert the chip select after the data is read
SHIFT_CLKOUT	0	Initial value of clk
SHIFT_CHNL	001	Enable chip select 0
SHIFT_EN	1	Enable shifting

## 2.12 High-Speed UART Interface

The AR9341 supports a high speed Universal Asynchronous Receive and Transmit (UART) interface for connecting to high speed serial interface devices. This controller supports Tx and Rx speeds of up to 3 Mbps with RTS/CTS flow control. Data and control access is through a APB PIO interface. The UART supports a four-deep, byte-wide FIFO on both the Tx and Rx interfaces to improve throughput. The controller can be configured for either an RS232 DTE or for DCE equipment.




Figure 2-10. UART Block Diagram

The CPU can send and receive data through the UART using a set of control and data registers (see “[UART1 \(High-Speed\) Registers](#)” [page 275](#)). A FIFO is provided on both the Tx and Rx sides, to synchronize with the remote equipment without loss of data.

The operating mode of the UART is set using the “[UART1 Configuration and Status \(UART1\\_CS\)](#)” on DCE mode. Flow control using RTS/CTS can be enabled or disabled using the same register. The baud rate for transmission and reception can be set using the “[UART1\\_CLOCK](#)”

### 2.12.1 Transmit (Tx)

To send data on the serial interface, the CPU checks for Tx busy in the UART1\_TX\_BUSY bit in the “[UART1 Configuration and Status \(UART1\\_CS\)](#)” register. If Tx is idle, the CPU proceeds to write the bytes into the register “[UART1 Transmit and Rx FIFO Interface \(UART1\\_DATA\)](#)”. The CPU can write data into the Tx FIFO (if enabled) as long as the bit TX\_BUSY is reset (idle). The written bytes are sent over the UART0\_SOUT pin. The UART1\_TX\_CSR bit must be set to enable the Tx operation with FIFO.

### 2.12.2 Receive (Rx)

Received data is available for reading out from the UART1\_DATA register. Data availability is indicated by the UART1\_RX\_BUSY bit being set in the UART1\_CS register. Data can be read from the Rx FIFO (if enabled) as long as the bit RX\_BUSY is set. The UART1\_RX\_CSR bit must be set to enable the Rx operation with FIFO.

## 2.13 Low-Speed UART Interface

The AR9341 contains a 16550 equivalent UART controller/port for debug/console monitoring. The UART pins are multiplexed with GPIO [page 41](#) describes the multiplexed GPIO options. The UART controller can be programmed through a set of “[UART0 \(Low-Speed\)](#)” defines the required registers and their descriptions for UART. The UART supports programmable baud rates and can support up to 115.2 Kbps. This UART does not support hardware flow control.

## 2.14 USB 2.0 Interface

The USB controller supports a standard USB 2.0 host or device interface, configurable using bootstraps on power up. In USB host mode, the AR9341 can support the full number of devices/endpoints allowed in the USB 2.0 specification. It can also interface to a USB hub.

In USB device mode, the AR9341 is fully compliant to USB 2.0 specification and supports USB suspend mode. In device mode, AR9341 provides 6 end-points: 1 control endpoint and 5 endpoints configurable for bulk/isochronous/interrupt and in or out functions. See [Figure 2-11](#)




Figure 2-11. USB Interface

[Table 2-12](#) describes the USB interface elements.

Table 2-12. USB Interface Elements

Name	Description
System Interface	The USB controller provides a AHB master interface for DMA transfer of descriptors and endpoint data between the System memory and the USB serial interface. AR9341 CPU can control the USB controller operation through an AHB Slave interface. In Host Mode, the controller registers and data structures are compliant to Intel EHCI specifications. In Device Mode of operation the controller registers and data structures are implemented as extensions to EHCI programmers interface. The AR9341 software needs to set the operation mode (Host Mode or Device mode) by writing into the CM bits of the USBMODE register. Also the bootstrap input signal GPIO20 needs to be set accordingly.
Device Data Structure	The device controller operates to transfer a request in the AR9341 system memory to and from the Universal Serial Bus. The device controller performs data transfers using a set of linked list transfer descriptors, pointed by a queue head one for each endpoint In and Out directions, The DMA engine performs master operations on the AHB system bus to transfer data to and fro.
Host Data Structure	The host data structures are used to communicate control, status, data and between software and the USB host controller. The data structure is compliant with EHCI specifications. A periodic frame list which is an array of pointers to a transfer list is used. There are Asynchronous transfer lists for bulk and control data transfers and Isochronous Transfer list for Isochronous data transfers.
XCVR Interface	The USB Controller interfaces with an on-chip USB 2.0 PHY through the UTMI standard interface.

[Table 2-13](#) shows the USB interface signals.

Table 2-13. USB Interface Elements


Name	Type	Description
USB_DP	IA/OA	USB D+ Signal
USB_DM	IA/OA	USB D- Signal



### 3. Ethernet Subsystem

#### 3.1 GMAC0 and GMAC1

The two AR9341 GB Ethernet MACs connect to the Ethernet WAN port and switch.



GMAC1 connects to the internal Ethernet switch through a GMII/MII interface. GMAC0 connectivity can be configured multiple ways:

- GMAC0 could connect to P0 or P4 FE PHY port and GMAC1 connect switch that controls rest of the 4 FE ports.
- If SW\_ONLY\_MODE is set, GMAC0 does not connect anywhere. All five PHY ports connect to the Ethernet switch.

GMAC0 is treated as a WAN port and has several Ethernet specific accelerators. Each accelerator could be separately enabled/disabled by software.

The major blocks in GMAC0 are:

**Table 3-1. GMAC0 Blocks**

Block	Description
MAC	Detects the SFD, takes care of IFG, and receives/transmits final data in MAC interface format
Parser	Parses the incoming data (from MAC in the case of ingress, or from DMA in the case of egress), detects the packet type, and isolates all L2, L3, and L4 related fields for NAT and ACL engine.
NAT Engine	Creates the lookup table (LUT) and supports lookup, addition, and deletion of entries in the LUT for CPU and the parser.
ACL Engine	Builds the ACL rule table. From the fields generated by the parser, this block checks all of the rules and gets back with the packet drop or accept decision. If ACL is disabled, then all packets are accepted.
Packet Control/Edit Block	Maintains the packet integrity in the FIFO, takes in the result from both the NAT and ACL engines, edits the packet for NAT, and drops/queues the packet depending on ACL decisions. It also takes care of generating control signals to the MAC/DMA, enabling these blocks to transmit the packet from the FIFO.

**Table 3-2. GMAC Accelerator Types**

Accelerator Type	Rx/Tx	Description
Ingress and Egress NAT Accelerator for IPv4	Rx/Tx	Type II/SNAP-tagged/untagged TCP/UDP/ICMP packets that can support up to 512 entries per direction. NAT is performed at wire-speed and is capable of  “Setup and Data/Package”
Ingress and Egress ACL Accelerator	Rx/Tx	Can support up to 64 entries per direction, with each entry supporting up to 5 match commands per entry. Supports an ACL accelerator for WAN Rx and Tx
QoS	Tx	Supports Tx QoS with different queues: fixed or weighted round-robin algorithms

### 3.1.3 Ingress and Egress Flow of Data and Control Information

The flow of data and control information in the GMAC ingress and egress are detailed in Figure 3-2 and Figure 3-3.




Figure 3-3. Egress Data and Control in GMAC0

### 3.2 GMAC Descriptor Structure: Rx

In the Rx descriptor, each descriptor comprises a sequence of three 32-bit memory locations:

**Table 3-3. Rx Descriptors**

Address	Name	Description	Page
0x0	PKT_START_ADDR	Start Address for Packet Data	<a href="#">page 50</a>
0x4	PKT_SIZE	Packet Size and Flags	<a href="#">page 50</a>
0x8	NEXT_DESCRIPTOR	Next Descriptor	<a href="#">page 51</a>

#### 3.2.1 Start Address for Packet Data (PKT\_START\_ADDR)

Address Offset: 0x0

Access: Read/Write

Bit	Name	Description
31:2	PKT_START_ADDR	Top 30 bits of the packet start address. The built-in DMA controller reads this register to  Note: The start addresses used in any sequence of descriptors must be spaced to add sufficient room in any location for a packet of the maximum size transferred.
1:0	RES	Ignored by the DMA controller, because it is a system requirement that all transfers are

#### 3.2.2 Packet Size and Flags (PKT\_SIZE)

Address Offset: 0x4

Access: See fields descriptions

Bit	Name	Access	Description
31	EMPTY_FLAG	R/W	This bit indicates the availability of the specified location to store the received packet. Setting this flag validates the descriptor. This bit is  Note: On successful completion of an Rx operation, the DMA controller writes 0 to this location to indicate that this location has been used to store the received packet. This action ensures that received data is not
30	NAT_STATUS	RO	Set by the DMA controller indicating the NAT Status for the packet. 0 NAT operation is not done. Valid only if Ingress NAT 1 Successfully NAT edit.
29:28	RES	RO	Reserved
27:26	SW_STATUS	RO	Provides the software status bits loaded into the LUT for the connection that the packet belongs to.
25	NAT_UNSUPPORTED	RO	Indicates an ERROR status for NAT because the packet is unsupported 0 Supported packet type 1 Unsupported packet type; valid only if NAT_STATUS is set to 0 and ingress NAT functionality is enabled
24	PER_PKT_INTR_EN	R/W	When set to 1 by software, the DMA controller generates an interrupt to the CPU after successful completion of the packet DMA.
23	FRG	RO	Indicates whether this packet is fragmented
22:14	RES	RO	Reserved
13:0	PKT_SIZE	R/W	The DMA controller writes the number of bytes received to this field; the value of this field prior to the transfer being made is ignored.

### 3.2.3 Start Address Packet Data (PKT\_START\_ADDR)

Address Offset: 0x0

Access: Read/Write

Bit	Name	Description
31:2	DESCRIPTOR_ADDR	Top 30 bits of Packet the descriptor address. The built-in DMA controller reads this register to discover the location in host memory of the descriptor for the next packet in the sequence. The descriptors should form a closed linked list.
1:0	RES	Ignored by the DMA controller because it is a requirement of the system that all descriptors are 32-bit aligned in host memory. Default is 0.

## 3.3 GMAC Descriptor Structure: Tx

In the Tx descriptor, each descriptor comprises a sequence of three 32-bit memory locations:

Table 3-4. Tx Descriptors

Address Offset		Page
0x0		<a href="#">page 51</a>
0x4		<a href="#">page 52</a>
0x8		<a href="#">page 52</a>

### 3.3.1 Start Address for Packet Data (PKT\_START\_ADDR)

Address Offset: 0x0

Access: Read/Write

Bit	Name	Description
31:2	PKT_START_ADDR	The built-in DMA controller reads this register to discover the location in host memory  Note: The start addresses used in any sequence of descriptors must be spaced to add sufficient room in any location for a packet of the maximum size transferred.
1:0	RES	Ignored by the DMA controller, because it is a system requirement that all transfers are 32-bit aligned in host memory. Default is 0.

### 3.3.2 Packet Size and Flags (PKT\_SIZE)

Address Offset: 0x4

Access: See fields descriptions

Bit	Name	Access	Description
31	EMPTY_FLAG	R/W	This bit indicates the availability of the specified location to store the received packet. Setting this flag validates the descriptor. Note: On successful completion of an Rx operation, the DMA controller writes 0 to this location to indicate that this location has been used to store the received packet. This action ensures that received data is not accidentally overwritten by a subsequent packet.
30	PER_PACKET_NAT_ENABLE	R/W	Used to control NAT function for Tx Packets on per-packet basis.
		0	The Tx packet bypasses the egress NAT Engine. Valid only if egress NAT is enabled.
		1	The Tx packet goes through the egress NAT engine.
29	PER_PACKET_ACL_ENABLE	R/W	Used to control ACL function for Tx Packets on per-packet basis.
		0	The Tx packet bypasses the egress ACL Engine. Valid only if
		1	The Tx packet goes through the egress NAT engine.
28	NAT_STATUS	RO	Set by the DMA controller indicating the NAT Status for the packet. '
		0	NAT unsuccessful. Valid only if the egress NAT functionality is enabled and PER_PACKET_ACL_ENABLE is set.
27	ACL_STATUS	RO	Set by the DMA controller indicating the ACL Status for the packet.
		0	ACL allow. Valid only if the egress ACL functionality is enabled
26	FRG		
25	NAT_UNSUPPORTED	RO	Indicates an ERROR status for NAT because the packet is unsupported
		1	Unsupported packet type; valid only if NAT_STATUS is set to 0
24	PER_PKT_INTR_EN	R/W	When set to 1 by software, the DMA controller generates an interrupt to the CPU after successful completion of the packet DMA.
23:14	RES		
13:0	PKT_SIZE	R/W	The DMA controller writes the number of bytes received to this field: the value of this field prior to the transfer being made is ignored.

### 3.3.3 Start Address Packet Data (PKT\_START\_ADDR)

Address Offset: 0x0

Access: Read/Write

Bit	Name	Description
31:2	DESCRIPTOR_ADDR	Top 30 bits of Packet the descriptor address. The built-in DMA controller reads this register to discover the location in host memory of the descriptor for the next packet in the sequence. The descriptors should form a closed linked list.
1:0	RES	Ignored by the DMA controller because it is a requirement of the system that all descriptors are 32-bit aligned in host memory. Default is 0.

### 3.4 NAT LUT Structure: Ingress and Egress

The ingress and egress NAT engines contain a lookup table (LUT) supporting up to 512 entries for ingress and 512 entries for egress and built by sets of KEY+INFO fields. Note:

- The CPU can lookup, insert, or delete an LUT entry, or it can initialize the LUT.
- The rising edge of the REQ is recognized as a new request. Setting the INIT bit initializes whole of the ingress LUT.
- The CPU can add or delete an LUT entry. If the INSERT\_STATUS bit is set to one, the insert was successful. If it is unsuccessful, the reason for failure is indicated in BUCKET\_FULL or BINS\_FULL. It is possible for a particular bin to fill, in which case it is unable to add an LUT entry.

If the entry's KEY that they CPU is trying to add is already present in the LUT, only the INFO field is updated and the bit DUPLICATE\_KEY is set in IG\_CPU\_REQ\_STATUS.

Table 3-5. NAT LUT Structure

Ingress		
TCP/UDP Key[19:0] + TCP/UD0 Info[100:0]		
KEY[19:0]		
INFO[100:0]		
ICMP Key[19:0] + ICMP Info[100:0]		
KEY[19:0]		
	1:0	PRTCL
	15:0	ICMP_SEQ_ID
INFO[100:0]	1:0	SW_BITS <sup>[1]</sup>
	3:0	L4_CONN_STATE <sup>[2]</sup>
	47:0	L2_MAC_ADDR
	15:0	L4_SEQ_ID
	31:0	LCL_IP_ADDR
IG Key[19:0] + IG Info[100:0]		
		Registers Used to Program KEY+INFO
KEY[19:0]	19:0	IG_KEY_DW0
INFO[100:0]	31:0	IG_INFO_DW0
	31:0	IG_INFO_DW1
	31:0	IG_INFO_DW2
	4:0	IG_INFO_DW3

Egress		
TCP/UDP Key[49:0] + TCP/UD0 Info[23:0]		
KEY[49:0]	31:0	L3_SRC_ADDR
	1:0	PRTC
	15:0	ICMP_DEQ_ID
INFO[23:0]	0:0	SW_BITS <sup>[1]</sup>
	4:0	L4_CONN_STATE <sup>[2]</sup>
	1:0	GLOBAL_IP_INDEX
	15:0	L4_DST_SEQ_NUM
ICMP Key[49:0] + ICMP Info[23:0]		
KEY[49:0]	31:0	L3_SRC_ADDR
	1:0	PRTC
	15:0	ICMP_SEQ_ID
		SW_BITS <sup>[1]</sup>
		L4_CONN_STATE <sup>[2]</sup>
	1:0	GLOBAL_IP_INDEX
	15:0	L4_SEQ_ID
		Registers Used to Program KEY+INFO
		17:0 EG_KEY_DW
		31:0 EG_KEY_DW0
		23:0 EG_INFO_DW0

[1] Software bits: descriptor fields update with these bits if the current packet hits this LUT entry.

[2] Used by the ACL engines to realize the rules based on the L4 connection state. Thus states are not encoded and software can match it on a per-bit basis.

Each entry has an associated free running age timer's timestamp field. When an entry is hit, the timestamp for that entry is updated with the current timestamp. Timer resolution is software configurable; hardware periodically scans all entries timestamps, and ages out the ones that exceeded their limits.

The LUT is totally configured by the CPU. Entries are added by software as sessions are set up (TCP/UDP/ICMP).

- The CPU uses the register IG\_CPU\_REQ/EG\_CPU\_REQ for any LUT operation. The CPU operation results to insert/lookup/delete an entry return using the register IG\_CPU\_REQ\_STATUS/EG\_CPU\_REQ\_STATUS. Once REQ\_DONE is set, it implies the other register fields are valid for the request initiated:

COMMAND[2:0]	INIT	REQ	PKT_TYPE
0b2: Lookup	1: Init LUT	New Request	00: TCP
0b3: Insert			01: UDP
0b4: Delete			02: ICMP

### 3.5 Hardware Ager: Ingress and Egress

The hardware-based ager counter ticks generate periodically. For every tick, all LUT entries are scanned. If any entry's timestamp is off by more than the specified maximum timeout, it deletes the entry. The deleted entry is logged in a FIFO, which is visible to the CPU through IG\_AGER\_FIFO/EG\_AGER\_FIFO. If the FIFO is not empty, the CPU can issue a read to delete the entry KEY in IG\_AGER\_KEY\_DW0/EG\_AGER\_KEY\_DW0.

Once ager registers are initialized:

- IG\_AGER\_TICK/EG\_AGER\_TICK indicate the of REF\_CLK (25 or 40 MHz) pulses/ms.
- IG\_AGER\_TIME\_OUT/EG\_AGER\_TIME\_OUT defines the maximum timeout for TCP, UDP, and ICMP separately in terms of IG\_AGER\_TICK/EG\_AGER\_TICK.
- The hardware-based AGER can be disabled in bit [0] of IG\_AGER\_FIFO/EG\_AGER\_FIFO.
- If more than 4 entries are deleted, an interrupt is generated to the CPU.
- Once an entry is deleted from the LUT, all packets for its KEY send with a NAT\_STATUS of 0.

### 3.6 Setup and Data/Packet Flow

#### 3.6.1 Ingress

IG\_NAT\_CSR controls ingress NAT as it has ingress NAT enable, per-field edit enable, data swap, and other ACL global matching rules. Pass unedited fragmented packets to the CPU by setting IG\_NAT\_FRAG\_EDIT to 1 (setting to 0 is not recommended). Software creates the LUT when:

- New TCP connections are established
- An ingress UDP data connection is known
- An ICMP ping request is sent out and packets expected at ingress.

Software sets up the descriptors for Rx packets.

Hardware parses and extracts packet fields, forms the KEY, and performs a LUT lookup. If a lookup results in a hit, INFO is retrieved from the LUT. The packet is edited for the

If a lookup results in a miss, hardware

If the packet is fragmented, the FRG bit in the descriptor status word is set.

because the packet is not recognized by hardware, the descriptor status word bit NAT\_UNSUPPORTED sets.

Software looks at the descriptor status field once it detects the ownership (OWN) bit cleared, it looks at the status fields to decide whether software-based NAT is needed or if hardware has already done NAT for this

If the NAT\_STATUS bit is set, the hardware

If the NAT\_STATUS bit is not set, software must do the NAT for this packet.

- If FRG is set, the packet was fragmented.
- If NAT\_UNSUPPORTED is set, hardware did not recognize the packet type. If it is 0, this packet had no NAT entry. The CPU processes the packet then builds the NAT table if necessary (e.g., for unprogrammed entries when too many sessions are in progress).
- If PER\_PKT\_INTR\_EN is set, it causes an interrupt to the CPU once the packet is sent to the DDR.



### 3.6.2 Egress

EG\_NAT\_CSR controls egress NAT as it has ingress NAT enable, per-field edit enable, data swap, and other ACL global matching rules.

By default, ingress NAT edits the fields L2\_DST\_ADDR, L2\_SRC\_MAC\_ADDR, L3\_DST\_ADDR, and L4\_DST\_SOCKET. It also computes and updates incremental CHECKSUM.

Because L3\_SRC\_ADDR is the IP address of this WAN port, it is assumed to be only one of the four values set in the Local Global IP Address 0, 1, 2, 3 registers. These addresses index to 0, 1, 2, and 3 and are populated by the CPU while adding the entry.

Pass unedited fragmented packets to the CPU by setting EG\_NAT\_FRAG\_EDIT\_DISABLE to 1 (setting to 0 is not recommended). Software creates the LUT when:

- New TCP connections are established
- An ingress UDP data connection is known
- An ICMP ping request is sent out and packets expected at ingress.
- Software sets up the Tx packet descriptors. If, while deciding whether to forward to the WAN port, software already knows if the packet is unsupported (e.g. a fragmented or IPv6 packet), it can disable the hardware-based NAT for this packet by setting the bit PER\_PKT\_NAT\_ENABLE to 0. Otherwise software can blindly the packet to transmit.
- Upon receiving a packet from the DDR, if the PER\_PKT\_NAT\_ENABLE is set:
  - Hardware parses and extracts packet fields, forms the KEY, and performs a LUT lookup
  - If a lookup results in a hit, INFO is retrieved from the LUT. The packet is edited for the fields that are edit enabled.
  - If a lookup results in a miss, hardware updates NAT\_STATUS to 0.
  - If the packet is fragmented, the FRG bit in the descriptor status word is set.
  - If NAT is unsuccessful because the packet is not recognized by hardware, the descriptor status word bit NAT\_UNSUPPORTED sets.

Software could queue the packet to be transmitted out of the WAN port by default. When the ownership (OWN) bit of the descriptor is cleared by hardware, it can look at the descriptor status word to decide whether software-based NAT is required or hardware has already done NAT for this packet.

- If the NAT\_STATUS bit is set (and PER\_PKT\_NAT\_ENABLE was set by the CPU for this packet), the hardware NAT was successful and the packet is sent.
- If PER\_PKT\_NAT\_ENABLE is not set by the CPU, hardware unconditionally transmits the packet.

If the NAT\_STATUS bit is not set (and PER\_PKT\_NAT\_ENABLE is set), the packet is not sent. Hardware just updates the status word of the descriptor and proceeds processing the next packet. In this case, software does the appropriate processing.

- If either NAT\_UNSUPPORTED or FRG is set, software must do the NAT for this packet and requeue this packet with PER\_PKT\_NAT\_ENABLE set to 0.
- If either NAT\_UNSUPPORTED or FRG is not set but NAT\_STATUS is 0, then hardware LUT lookup failed for this packet. CPU can check whether an entry must be added. After addition it can

The descriptor has a per-packet interrupt bit which, if set, causes an interrupt to the CPU once the packet is completely fetched from the DDR and processed by hardware. For example, this bit can be sent every 10 descriptors in a ring to indicate the CPU often enough, but not every packet.

### 3.7 ACL

#### 3.7.1 ACL Data Structure

Ingress and egress ACLs have the same structures, but separate enables. ACL rules are a combination of the entries, each of which is a combination of the CMD\_DATA+OPCODE structure. [Table 3-8](#) defines supported OPCODES, including their widths.

**Table 3-6. CMD\_DATA, OPCODE Structure**

Ingress		
CMD_DATA[63:0]	63:0	IG_ACL_OPERAND1, IG_ACL_OPERAND0
OPCODE[33:0]	33:0	IG_ACL_CMD1234
Egress		
CMD_DATA[63:0]		
OPCODE[33:0]	33:0	EG_ACL_CMD1234

**Table 3-7. ACL Rule Structure Example**

	Size	Entry 1	...	Entry 10
<b>H (Head Entry)</b>	1	1	...	0
<b>L<sup>[1]</sup></b>	1	1	...	0
<b>R (Reject)<sup>[2]</sup></b>	1	0	...	—
<b>A (Accept)<sup>[2]</sup></b>	1	1	...	—
<b>NEP (Next Entry Pointer)</b>	5	10	...	—
	5	OP1	...	OP20
	5	OP2	...	OP21
	5	OP3	...	OP22
	5	OP4	...	—
	5	OP5	...	—
	32	CD1	...	CD20
	16	CD3	...	—
	16	CD4	...	CD23
	8	CD5	...	—

[1]If L is set, this entry is linked to another entry as indicated by NEP. When more than one entry is linked, the result of each entry is ANDed.

[2]Only A or R can be set; if one is set to 0, the other must be set to 1. A/R is valid only for entries where

[3]The data definition is fixed for each OPCODE.  
The maximum number of OPCODEs per entry is 5.  
If any OPCODE is 0Red, then both sides of the OR can-

The total number of entries is 64 per direction.

The width of the OPCODEs are fixed at 5 bits; the width of all the OPCODEs in an entry is

Depending on the OPCODE, the associated CMD\_DATA is interpreted as described in [Table 3-8](#).

CMD\_DATA occurs in the same sequence as the OPCODE. It is interpreted based on the five OPCODES or commands.

Table 3-8. ACL OPCODE Definitions

OpCode	Quantized Data Width	ACL Field Definition	CmdData		Comments
			OpD1 Width	OpD2 Width	
0	0	NOP	0	0	Used to fill up unused commands
1	48	L2_DST_MAC_ADDR	48	0	Exact match of L2_DST_MAC_ADDR
					OpD1 L2 MAC_ADDR
					OpD2 NULL
2	48	L2_SRC_MAC_ADDR	48	0	Exact match of L2_SRC_MAC_ADDR
					OpD1 L2 MAC_ADDR
					OpD2 NULL
3	16	L2_ETHERTYPE	16	0	Exact match of L2_ETHERTYPE
					OpD1 EtherType to be matched
4	16	L2_VLAN	12	0	Exact match of L2 VLAN tag
					OpD1 EtherType to be matched
5	48	L3_IP_DST_ADDR	32	6	Prefix-based range
					OpD2 Number of MSB bits to match
6	48	L3_IP_SRC_ADDR	32	6	Prefix-based range
					OpD2 Number of MSB bits to match
7	48	L3_IP_DST_ADDR +			
					OpD2 [5:0] Number of MSB bits to match
8	48	L3_IP_SRC_ADDR +			
					OpD2 [5:0] Number of MSB bits to match
9	16	L3_IP_TOS	8	8	Bit-wise masking
					OpD2 ToS bits to be enabled for match
10	8	L3_PROTOCOL TCP/UDP/ICMP	3	0	One bit each for TCP/UDP/ICMP
11	8	L3_PROTOCOL Other	8	0	Exact match of only one protocol value
					OpD1 Protocol Number to be matched with
12	32	L4_DST_PORT	16	16	Specifies L4_DST_PORT range Start2End port numbers
					OpD1 End port number
					OpD2 Start port number
13	32	L4_SRC_PORT	16	16	Specifies L4_SRC_PORT range Start2End Port numbers
					OpD1 End port number
					OpD2 Start port number

Table 3-8. ACL OPCODE Definitions (continued)

OpCode	Quantized Data Width	ACL Field Definition	CmdData		Comments
			OpD1 Width	OpD2 Width	
14	32	L4_DST_PORT2	16	16	Specifies L4_DST_PORT2 match (two port numbers)
					OpD1 L4 port number 1
					OpD2 L4 port number 2
15	32	L4_SRC_PORT2	16	16	Specifies L4_SRC_PORT2 match (two port numbers)
					OpD1 L4 port number 1
					OpD2 L4 port number 2
16	16	L4_TCP_FLAGS	8	8	Indicates masked match of flag field
					OpD1 Per-bit enable
17	8	L3_ICMP_TYPE	8	0	Exact match
18	16	L3_ICMP_CODE	8	8	Mask based match
19	8	L4_CONNECTION	5		One bit for each state; the rule matches any state for which bits
29:20	—	RES	Reserved		
30	8	OR	All conditions between two OR are understood as AND		

CData = {OpD2, OpD1:

CData forms the data part of the OPCODE

### 3.7.2 Global Rules

Apart from the ACL table rules, more generic global rules are also possible:

- In the ingress ACL, drop any packet not from the next hop router L2 MAC address. This rule is valid if a WAN port is connected to a upstream next hop router.
- If NAT lookup fails in ingress, then:
  - Allow/drop only TCP packets with the SYN bit set.
  - Allow/ drop TCP packets with the SYN+ACK bits set (new request/ACK).
  - Allow packets, but update the descriptor with NAT\_FAILED. This scenario occurs when the NAT table is full and software must support more connections.
- If ICMP packets are received, follow the setup from the IG\_NAT\_CSR register:
  - Allow or drop the message if it is not a reply (0x0).
  - Allow or drop the message if it is not a request (0x8).

### 3.7.3 Entry Programming

An entry is programmed as follows:

- Each simple rule can have a maximum of 5 commands or 64 OPERAND bits.
- Multiple simple rules can be chained to form a complex rule. A rule has a head entry containing a link with NEP set to the entry to which it is linked. Any number of entries can link together to form one rule.
- Each Rule is associated with an action. The accept/reject action in the entry with the head bit set is taken as the action associated with the rule. Actions in the non-head linked rules are ignored.
- For all simple rules, a head bit is always set. For complex rules, the first rule in the chain has the head bit set.
- For all simple rules, the link bit is always unset. For complex rules, as long as the chain has more rules, the link bit is set. The last rule in the chain has this bit unset.
- When the link bit is set, the NEP bits point to a valid rule in the list of programmed rules. The rule pointed to by NEP is the next rule in the chain forming the complex rule.
- The rules are programmed in the order of their priority. Lower rules in table are of lesser priority than the higher ones.
- The rule action should generally negate the global ACL rule. The global rule can be enabled to drop all packets or accept all packets.
- Ingress ACL is enabled through the register IG\_ACL\_CSR. Egress ACL is enabled through the register EG\_ACL\_CSR.
- The registers IG\_ACL\_MEM\_CONTROL and EG\_ACL\_MEM\_CONTROL:
  - Determine whether the packet be is accepted or dropped, if none of the rules in the ACL is hit
  - Initialize the ACL
  - Determine whether the generic global drop rules are enabled.
- If the ACL is being dynamically enabled or disabled, a particular sequence of steps must be performed.
- If more than one rule is hit and the actions are different, the rule with the higher rule number takes effect.
- Note that the NOP should not be part of the OR command.

### 3.7.4 ACL Programming and Software Flow

#### To Program an Entry into the ACL Table:

1. Populate the CMD0\_AND\_ACTION, CMD1234, OPERAND0, and OPERAND1 registers with the actual rules and actions.
2. Set the rule location and write bit of MEM\_CONTROL then wait for the ACK. Repeat until all but the last rule is added.
3. For the last rule, set the rule location, write bit, the last rule bit (bit [10]), and global rule preferences of MEM\_CONTROL. Wait for the write ACK and RULE\_MAP\_DONE (bit [11]) to set themselves. For example:
  - To write a non-last rule to location 10, set MEM\_CONTROL to 0x10A and wait for (MEM\_CONTROL+0x200) to be true.
  - To write the last rule in location 10 to enable the global drop rule, set MEM\_CONTROL to 0x350A and wait for a true (MEM\_CONTROL+0xA00).
1. Upon reset, enable ingress and egress ACL.
2. For ingress, if ACL is used without NAT, bit [3] of IG\_NAT\_STATUS must be set. For egress, if ACL is used without NAT, bit [31] of EG\_ACL\_STATUS must be set.
3. Update the IG\_ACL\_MEM\_CONTROL/EG\_ACL\_MEM\_CONTROL register.
  - Each modification causes internal logic to evaluate and act on the register.
  - This register sets the global rules and programs a rule to the table. Rules are written one at a time using these bits:

5:0	Indicates the location to write a rule to.
8	If set, writes the register contents to the ACL table location indicated by bits [5:0]. If not set, reads the rule at that location into the register.
9	Acknowledges completion of the read/write action initiated by bit [8].
10	Constructs the ACL table; should be set when the current rule is the last rule to program to the entire ACL table (it does not need to be set for the last rule in a linked rule).
11	Acknowledges the construction of the internal rule map initiated by setting bit [10].
12	Enables a global packet drop. If set, drops all packets from Tx/Rx if no ACL rules are hit.
13	Enables the action in bit [12]. If not set, the decision is made based on programmed rules.
14	If set, initializes the ACL by setting all rules to NOPs. Once this bit reverts to 0, the ACL is fully initialized.

4. The higher the rule number, the greater its priority. Sequence the rules from general to higher priority. Program all ACL rules.
5. Enable packet flow.
6. For ingress, ACL dropped packets are silent drop (not seen by the CPU).  
For egress, check the egress ACL descriptor status word to check if the ACL engine dropped the egress packet.
7. If complex rules are used, even if only one rule is added, reinitialize all rules then write to the bit IG\_ACL\_LAST\_ENTRY in IG\_ACL\_MEM\_CONTROL, making hardware recompute the ACL table.
8. Software must enter the correct entry in bits [5:0] in the IG\_ACL\_MEM\_CONTROL/EG\_ACL\_MEM\_CONTROL register.
9. For ingress, packets are silently dropped. For egress, a packet is dropped and the descriptor status field updates with the ACL status.
10. If the ACL table must be changed, this sequence must be followed:
  - a. Pause the Rx/Tx.
  - b. Wait for the packets to flush from the system.
  - c. Reprogram the ACL table.
  - d. Reenable Rx/Tx for ingress/egress.

### To Set Up Ingress:

1. Disable packets from reaching the ingress FIFO by setting ETH\_IG\_NAT\_STATUS bit [31], FRONTEND\_DROP\_ENABLE. Do not unset CHECKSUM\_ENABLE (bit [3]) when enabling the front-end packet drop.
  2. Wait for the FIFO to clear the existing rules by watching bits [26:16] of XFIFO\_DEPTH.
  3. Disable ACL by setting bit [0] of the IG\_ACL\_STATUS register.
  4. Program the rules. The steps to program a rule are the same for egress and ingress.
  5. For a new rule added without affecting existing rules, only the new entry can be programmed. For a new complex rule with multiple entries, it is recommended to do a IG\_ACL\_INT/EG\_ACL\_INT and
  6. Reenable ACL by unsetting bit [0] of
  7. Unset the FRONTEND\_DROP\_ENABLE bit to allow packets to reach the RX FIFO.
- 
1. Pause packets from Tx by setting the DMA\_PAUSE (bit [30]) in FREE\_TIMER (0x1B8 offset from GMAC\_GE0\_BASE).
  2. Wait for Tx FIFO to empty to ensure all packets in the FIFO flush properly with the existing rules. FIFO empty is determined by XFIFO\_DEPTH (0x1A8 offset from GMAC\_GE0\_BASE) bits [11:0].
  3. Disable the ACL by setting the bit [0] of EG\_ACL\_STATUS. Do not unset the bit [31] of this register when disabling ACL.
  4. Program the rules. The steps to program a rule are the same for egress and ingress.
  5. For a new rule added without affecting existing rules, only the new entry can be programmed. For a new complex rule with multiple entries, it is recommended to do a IG\_ACL\_INT/EG\_ACL\_INT and reprogram all entries.
  6. Reenable ACL by unsetting bit [0] of EG\_ACL\_STATUS. Do not unset bit [31] of this register when enabling ACL.
  7. Unset the DMA\_PAUSE bit to resume Tx with the new rules.




### 3.8 Ethernet Switch

The AR9341 integrates a 5-port fast Ethernet switch with these features:

- 802.3az (energy efficient Ethernet) compliant
- QoS support with four traffic classes based on arrival port, IEEE802.1p, IPv4 TOS, IPv6 TC and Destination MAC Address
- Supports strict priority, WRR, and mixed mode (1 SP + 3 WRR or 2 SP + 2 WRR)
- Full IEEE 802.1Q VLAN ID processing per port and VLAN tagging for 4096 VLAN IDs; and port based VLANs supported
- Support VLAN tag insert or remove function on per-port basis
- Support QinQ double tag, and 16 entry of VLAN translation table
- IGMPv1/v2/v3 and MLDv1/v2 Snooping with hardware join and fast leave function
- Support 32 ACL rules/rule-based counters
- Support 16 PPPoE sessions header remove
- Port states and BPDU handling support IEEE802.1D spanning tree protocol
- High performance lookup engine with 1024 MAC address with automatic learning and aging and support for static addresses
- Support 40 MIB counters per port
- Autocast MIB counters to CPU port
- Support ingress and egress rate limit
- Broadcast storm suppression
- Supports port mirror
- Support MAC and PHY loopback function for diagnosis
- Fully compliant with IEEE 802.3/802.3u auto-negotiation function
- Flow control fully supported IEEE 802.3x flow control for full duplex and back pressure for half duplex
- Supports port lock function
- Supports hardware looping detection
- Power saving on no link and low traffic rate for 10Base-T
- Access to switch internal registers through dedicated internal MDIO interface. The internal MDIO interface is controlled through GMAC1 MII registers described in [“MII Configuration” on page 287](#) through [“MII Indicators” on page 288](#).

### 3.9 Five-Port Ethernet Switch

The Ethernet switch is a highly integrated two-Gb MAC plus 5-port fast Ethernet switch with non-blocking switch fabric, a high-performance lookup unit with 1024 MAC address, 4096 VLAN table, 32 ACL rule table, and a 4-traffic class QoS engine. It supports various networking applications as well as many offload functions to increase system performance. The fast Ethernet in the Ethernet switch complies with IEEE 802.3 standards. The Ethernet switch implements power saving to facilitate low power consumption and is designed to work in all environments. True Plug-n-Play is supported with auto-crossover, auto-polarity, and auto-negotiation in PHYs.



The 5-port Ethernet switch supports many operating modes configurable using the MDC/MDIO interface and controlled by GMAC1 management interface registers. It also supports a CPU header mode that appends two bytes to each frame. The CPU can use headers to configure the switch register, address lookup table, VLAN, and receive auto-cast MIB frames. The fifth port (PHY4) supports a PHY interface as a WAN port. The first port (port0) supports a MAC interface and can be configured to connect to an external management CPU or an integrated CPU in a routing or xDSL/802.11n/PON engine. The Ethernet switch contains a 2-K entry address lookup table with two entries per bucket to avoid hash collision and maintain non-blocking forwarding performance. The address table provides read/write access from the serial and CPU interfaces; each entry can be configured as a static entry.

The Ethernet switch supports 4096 VLAN entries configurable as port-based VLANs or 802.1Q tag-based VLANs. It also supports a QinQ function and VLAN translation.

To provide non-blocking switching performance in all traffic environments, the Ethernet switch supports several QoS function types with four-level priority queues based on port, IEEE 802.1p, IPv4 DSCP, IPv6 TC, 802.1Q VID, MAC address, or ACL layer 1 to layer 4 rule result. Included back pressure and pause frame-based flow control schemes support zero packet loss in temporary traffic congestion. The QoS switch architecture supports ingress policing and egress rate limiting.

The Ethernet switch supports IPv4 IGMP snooping and IPv6 MLD snooping to significantly improve the performance of streaming media and other bandwidth-intensive IP multicast applications. The Ethernet switch also supports PPPoE header remove for multicast stream within 16 PPPoE session. That can offload the CPU loading and improve the system performance.

IEEE 802.3x full duplex flow control and back-pressure half duplex flow control schemes are supported to ensure zero packet loss during temporary traffic congestion. A broadcast storm control mechanism prevents the packets from flooding into other parts of the network. The Ethernet switch device has an intelligent switch engine to prevent head-of-line blocking problems on a per-CoS basis for each port.

### 3.9.2 Basic Switch Operation

The Ethernet switch automatically learns the port number of an attached end station by looking at the source MAC address of all incoming packets at wire speed. If the source address is not found in the address table, the Ethernet switch device adds it to the table. Once the MAC address/port number mapping is learned, all packets directed to that end station MAC address are forwarded to the learned port number only. When the Ethernet switch device receives incoming packets from one of its ports, it searches in its address table for the destination MAC address, then forwards the packet to the appropriate port within the VLAN group. If the destination MAC address is not found (a new, unlearned MAC address), the Ethernet switch handles the packet as a broadcast packet and transmits it to all ports within the VLAN group except to the port where it came in.

### 3.9.3 Media Access Controllers (MAC)

The Ethernet switch integrates six independent Fast Ethernet MACs that perform all functions in the IEEE 802.3 specifications, for example, frame formatting, frame stripping, CRC checking, CSMA/CD, collision handling, and back pressure flow control. Each MAC supports 10 Mbps, or 100 Mbps operation in either full-duplex or half-duplex mode. 1000 Mbps is supported in full-duplex mode.

### 3.9.4 ACL

The Ethernet switch supports up to 32 ACL rule table entries. Each rule can support filtering of the incoming packets based on these

Source TCP/UDP port number  
Destination TCP/UDP port number

When the incoming packets match an entry in the rules table, these actions can be taken and

shows the ACL rule architecture. Each rule is defined by rule control and rule result. Rule control is 4 bytes wide, with four indexes in each control field. Each index points to one rule entry in the rule table. Each rule entry in the rule table can be one of these rules:

#### ■ IPv6 rule




Figure 3-5. ACL Rule Architecture

Note that this ACL engine is available only when switch ports are being accessed through GMAC1, and is independent of the ACL engine available as part of the Ethernet subsystem accessed through GMAC0.



### 3.9.5 Register Access

The MDIO interface allows access to Ethernet switch and MII registers. The format to access MII registers in the embedded PHY is:

Start	OP	0x0	PHY_ ADDR[2:0]	REG_ ADDR[4:0]	TA	DATA [15:0]
-------	----	-----	-------------------	-------------------	----	----------------

Where the PHY address is 0x00–0x04. OP code 10 indicates the read command, 01 the write command. Ethernet switch internal registers are 32 bits wide, but MDIO access only 16 bits; thus it requires 2x access to complete internal register access. Also, the address spacing has more than 10 bits supported by MDIO, thus it must write the upper address bits to internal registers. For example:

1. Register address bits [18:9] are treated as page address and written out first as HIGH\_ADDR[9:0]:

Start	OP	0x3	8'b0	TA		
-------	----	-----	------	----	--	--

Where HIGH\_ADDR[9:0] is ADDRESS[18:9] of the register.

2. Then LOW\_ADDR can be re-accessed:

Start	OP	2'b10	LOW_ ADDR[7:0]	TA	DATA [15:0]
-------	----	-------	-------------------	----	----------------

Where LOW\_ADDR[7:1] is the address bit [8:2] of the register and LOW\_ADDR[0] is 0 for DATA[15:0] or 1 for DATA[31:16].

### 3.9.6 LED Control

LED control consists of five rules: two control PHY0–PHY3 LEDs, two control PHY4 LEDs, and one controls the MAC0, MAC5, and MAC6 LED. Each PHY port has two LEDs; default behavior is 100\_LINK\_ACTIVITY and 10\_LINK\_ACTIVITY. Each MAC0/5/6 has one LED; default LED behavior is LINK\_ACTIVITY. Thus two can be connected to indicate OR operation of the original LEDs. Another way to achieve this operation is to

[Table 3-9.](#)

**Table 3-9. LED Control Rules**

Bit	Name				
15:14	PATTERN_EN	0xCF35	0xC935	0xCA35	00 LED always off
					11 LED controlled by the following bits
13	FULL_LIGHT_EN	0x3	0x3	0x3	The LED lights when linked up at full duplex
12	HALF_LIGHT_EN	0x0	0x0	0x0	The LED lights when linked up at half duplex
11	POWER_ON_LIGHT_EN	0x0	0x0	0x0	When set, the module should enter POWER_ON_RESET status after reset
10	LINK_1000M_LIGHT_EN	0x1	0x1	0x1	When set, the LED will light when linked up at
9	LINK_100M_LIGHT_EN	0x1	0x0	0x0	When set, the LED will light when linked up at
8	LINK_10M_LIGHT_EN	0x1	0x0	0x1	When set, the LED will light when linked up at
7	COL_BLINK_EN	0x1		0x0	When set, the LED will blink when a collision is detected
6	RES	—			Reserved
5	RX_BLINK_EN	0x1	0x1	0x0	When set, the LED will blink when a frame is being received
4	TX_BLINK_EN	0x1	0x1	0x0	The LED blinks when receiving a frame
3	RES	—			Reserved
2	LINKUP_OVER_EN	0x1	0x1	0x1	0 Rx/Tx blinking ignored at LINKUP speed.
					1 If LINKUP LED is on, allow Tx/Rx blinking. Otherwise the LED is off.
1:0	LED_BLINK_FREQ	0x1: 4 Hz	0x1: 4 Hz	0x1: 4 Hz	LED blink frequency select. If linked up at 1000 Mbps, use 4 Hz; at 10 Mbps, use 2 Hz.
					00 2 Hz
					01 4 Hz
					10 8 Hz

### 3.9.7 VLANs

The Ethernet switch supports many VLAN options including IEEE 802.1Q and port-based VLANs. The Ethernet switch supports 4096 IEEE 802.1Q VLAN groups and 4000 VLAN table entries, and it checks VLAN port membership from the VLAN ID extracted from the tag header of the frame. The port-based VLAN is enabled according to the user-defined PORT VID value. The Ethernet switch supports optional discards of tagged, untagged frames, and priority tagged frames; the AR9341 also supports untagging the VLAN ID for packets going on untagged ports on a per-port basis.

#### 3.9.8 IEEE Port Security

The Ethernet switch supports 802.1Q security features. It discards ingress frames that do not meet security requirements and ensures those frames that do meet the requirements are sent to the designated ports only. Levels of security can be set differently on each port, and options are processed using the ingress frame VID:

Mode	Description
Secure	The frame is discarded and its VID is not in the VLAN table, or the ingress port is not a member of the VLAN. The frame can exit only the ports that are members of the frame VLAN.
Check	The frame is discarded if its VID is not in the VLAN table. It can exit only the ports that are members of the frame VLAN.
Fallback	If the frame VID is in the VLAN table, the frame can exit only ports that are members of the frame VLAN. Otherwise the switch decides forwarding policy based on the port-based VLAN. If a frame arrives untagged, the AR9341 forwards it based on the port-based VLAN, even if the ingress port's 802.1Q mode is enabled.
Egress	The AR9341 supports port-based egress, both unmodified and force untagged.

The Ethernet switch identifies packet priority based on QoS priority information: port-based, 802.1p CoS, IPv4 TOS/diffserv, and IPv6 TC. It supports up to four queues per egress port. For tagged packets, incoming packet priority maps to one of four CoS queues based on either the priority field in the tag header or the result of classification lookup. For untagged packets, CoS priority comes from a configurable field in the VLAN address tables or from classification lookup results. After packets map to an egress queue, they are forwarded using either strict priority or weighted fair queuing scheduler.

### 3.9.9 Mirroring

Mirroring monitors traffic to gather information or troubleshoot higher-layer protocol operations. Users can specify that a desired mirrored-to port (sniffer port) receive a copy of all traffic passing through a designated mirrored port. The Ethernet switch supports mirror frames that:

- Come from an ingress specified port (ingress mirroring)
  - Are destined for egress-specified port (egress mirroring)
  - Mirror all ingress and egress traffic to a designated port
- Mirror frames to a specific MAC address

#### 3.9.10 Broadcast/Multicast/Unknown Unicast

The Ethernet switch supports port-based broadcast suppression including unregistered multicast, unregistered unicast and broadcast. If broadcast/multicast storm control is enabled, all broadcast/multicast/unknown unicast packets beyond the default threshold of 10 ms (for 100 Mbps operations) and 100 ms (for 10 Mbps operations) are discarded.

The Ethernet switch supports IPv4 IGMP (v1/v2/v3) snooping and IPv6 MLD (v1/v2) snooping. By setting IGMP\_MLD\_EN in the port control registers, the Ethernet switch can look inside IPv4 and IPv6 packets and redirect IGMP/MLD frames to the CPU for processing. The Ethernet switch also supports hardware IGMP join and fast leave functions. By setting IGMP\_JOIN\_EN and IGMP\_LEAVE\_EN in the port control registers, the Ethernet switch updates the ARL table automatically when it receives an IGMP/MLD join or leave packet, then forwards it to the router port directly if the CPU is not acting as a router or when enabling multicast VLAN LEAKY to bypass multicast traffic directly from WAN to LAN.

The statistics counter block maintains 40 MIB counters per port; counters provide Ethernet statistics for frames received on ingress and transmitted on egress. The CPU can capture, read, or clear counter values via the registers. All MIB counters clear once read. Hardware join/fast leave supports these packet types:

- IGMPv1 join
- IGMPv2/MLDv1 join/leave
- IGMPv3/MLDv2 report (excluding NONE or including NONE)

### 3.9.12 Spanning Tree

IEEE 802.1D spanning tree allows bridges to automatically prevent and resolve Layer 2 forwarding loops. Switches exchange BPDUs and configuration messages and selectively enable and disable forwarding on specified ports. A tree of active forwarding links ensures an active path between any two nodes in the networks. Spanning tree can be enabled globally or on a per-port basis by configuring the port status registers.

### 3.9.13 MIB/Statistics Counters

The statistics counter block maintains a set of 40 MIB counters per port, which provide a set of Ethernet statistics for frames received on ingress and transmitted on egress. A register interface allows the CPU to capture, read, or clear the counter values. All MIB counters are cleared when read.

The counters support:

- RMON MIB
- Ethernet-like MIB
- MIB II
- Bridge MIB
- RFC2819

The CPU interface supports:

- Autocast MIB counters after half-full
- Autocast MIB counters after time out
- Autocast MIB counters when requested
- Clearing all MIB counters

**Table 3-10. MIB Counters**

Counter			
RxBroad	32	0x00	The number of good broadcast frames received
RxPause	32	0x04	The number of PAUSE frame received
RxMulti	32	0x08	The number of good multicast frames received
RxFCSErr	32	0x0C	The number of frames received with a valid length, but an invalid FCS and an
RxAlignErr	32	0x10	The total number of frame received with a valid length that do not have an
RxRunt	32	0x14	The number of frames received that are <64 bytes long and have a bad FCS
RxFragment	32	0x18	The number of frames received that are <64 bytes long and have a bad FCS
Rx64Byte	32	0x1C	The number of frames received that are exactly 64 bytes long including errors
Rx128Byte	32	0x20	The number of frames received whose length is between 65 and 127 bytes,
Rx256Byte	32	0x24	The number of frames received whose length is between 128 and 255 bytes, including those with errors
Rx512Byte	32	0x28	The number of frames received whose length is between 256 and 511 bytes, including those with errors
Rx1024Byte	32	0x2C	The number of frames received whose length is between 512 and 1023 bytes, including those with errors
Rx1518Byte	32	0x30	The number of frames received whose length is between 1024 and 1518 bytes, including those with errors
RxMaxByte	32	0x34	The number of frames received whose length is between 1519 and maxlength, including those with errors (Jumbo)
RxTooLong	32	0x38	The number of frames received whose length exceeds maxlength, including those with FCS errors
RxGoodByte	64	0x3C, 0x40	Total octets received in frame with a valid FCS. All frame sizes are included

Table 3-10. MIB Counters (continued)

RxBadByte	64	0x44, 0x48	Total valid frames received that are discarded due to lack of buffer space
RxOverflow	32	0x4C	Total valid frames received that are discarded due to lack of buffer space
Filtered	32	0x50	Port disabled and unknown VID
TxBroad	32	0x54	The number of good broadcast frames transmitted
TxPause	32	0x58	The number of PAUSE frame transmitted
TxMulti	32	0x5C	The number of good multicast frames transmitted
TxUnderrun	32	0x60	Total valid frames discarded that were not transmitted due to transmit FIFO buffer underflow
Tx64Byte	32	0x64	The number of frames transmitted exactly 64 bytes long including errors
Tx128Byte	32	0x68	The number of frames transmitted whose length is between 65 and 127 bytes,
Tx256Byte	32	0x6C	The number of frames transmitted whose length is between 128 and 255
Tx512Byte	32	0x70	The number of frames transmitted whose length is between 256 and 511 bytes,
Tx1024Byte	32	0x74	The number of frames transmitted whose length is between 512 and 1023
Tx1518Byte	32	0x78	The number of frames transmitted whose length is between 1024 and 1518
TxMaxByte	32	0x7C	The number of frames transmitted whose length is between 1519 and
TxOversize	32	0x80	Total frames over maxlength but transmitted truncated with bad FCS
TxByte	64	0x84, 0x88	Total data octets transmitted from counted, including those with a bad FCS
TxCollision	32	0x8C	Total collisions experienced by a port during packet transmission
TxAbortCol	32	0x90	Total number of frames not transmitted because the frame experienced 16
TxMultiCol	32	0x94	Total number of successfully transmitted frames that experienced more than
TxSignalCol	32	0x98	Total number of successfully transmitted frames that experienced exactly one
TxExcDefer	32	0x9C	The number of frames that deferred for an excessive period of time
TxDefer	32	0xA0	Total frame whose transmission was delayed on its first attempt because the medium way was busy
TxLateCol	32	0xA4	Total number of times a collision is detected later than 512 bit-times into the transmission of a frame



### 3.9.16 PPPoE Header Removal

The Ethernet switch supports PPPoE header removal for multicast streaming to offload CPU loading and improve CPU performance. The PPPoE session supports is 16 sessions. See Figure 3-6:




Figure 3-6. PPPoE Header Removal

Table 3-12 shows the possible results.

Table 3-12. PPPoE Session ID

Bit	Name	Description
19	Session ID Valid	0 No valid session ID to compare to
		1 Session ID is valid (drop PPPoE header)
18:16	RES	Reserved
15:0	Session ID	Session ID to be compared with PPPoE session frame


Table 3-13 shows the Ethernet switch memory

	Offset
Global Register	0x0000–0x000FC
Port Register	0x0100–0x0012C
MIB Register	0x20*00–0x20*A4
ACL Table	0x58000–0x58FEC
Translation Table	0x59000–0x5907C
Session ID Table	0x59100–0x5913F

## 4. Audio Interface


### 4.1 Overview

Figure 4-1 shows a block diagram of the AR9341 audio interface.



The AR9341 includes an I microphone interface as well as an SPDIF speaker interface. The I generated by the audio PLL block.

shows the AR9341 audio PLL block



The audio PLL can support generation of all the audio master clock frequencies. It accepts two inputs, SPDIFDIVINT and SPDIFDIVFRAC, which are generated by a clock adaptation module. The clock adaptation module enables slow changing of the audio clock by changing SPDIFDIVINT/SPDIFDIVFRAC in small steps from the current value to a target value. The target TGT\_DIV\_INT/TGT\_DIV\_FRAC and step size are software programmable. The clock adaptation module changes the value of the SPDIFDIVINT/SPDIFDIVFRAC values with respect to a slow SPDIFCLKSDM clocks. This small step size ensures that the audio PLL tracks the small variation. The resolution of

DIVFRAC ensures that the clock can be varied with steps less than 200 ppb. Following the audio PLL come three dividers: postPLL divider and ExtDiv controlled through the register AUDIO\_PLL\_CONFIG, PostPLLDivide field, and another posedge divider inside the I2S STEREO\_CONFIG register. The final clock relations is:

$$(25 \text{ or } 40 \text{ MHz}/3) * (\text{int.frac}) = \text{vcofreq}$$

$$\text{vcofreq}/(2^{\text{PostPLLDiv}} * \text{ExtDiv}) = \text{MCLK}$$

$$\text{MCLK}/\text{posedge} = \text{SPDIF\_CLK}$$

If the master must be modified from the current value to another value, it is software's responsibility to recompute and program the new TGT\_DIV\_INT/TGT\_DIV\_FRAC values.



### 4.3 I<sup>2</sup>S Interface

The AR9341 I<sup>2</sup>S supports a two-channel digital audio subsystem. This interface uses the I<sup>2</sup>S pins listed in Table 1-1, “Signal to Pin Relationships and Descriptions,” on page 21.

#### 4.3.1 External DAC

An external DAC receives I<sup>2</sup>S digital audio streams and converts them to analog output to drive speaker or headphones. This data stream is PCM data which is serialized and sent with a left channel/right channel select and synchronization signal. The I<sup>2</sup>S serializer can be programmed to support a few different variants of the I<sup>2</sup>S data format to be compatible with a larger number of external DAC components, including various PCM data word sizes, serialization boundaries, and clocking options.

I<sup>2</sup>S can also operate in a slave mode where the stereo clock and word select are driven by external master (DAC or external controller). External DAC parts are often controlled by a separate serial 2-wire or 3-wire interface. This interface often controls volume and configuration of the external DAC. This can be attached to the AR9341 serial interface controllers.

#### 4.3.2 Sample Sizes and Rates

The stereo audio path supports PCM sample sizes of 8, 16, 24, or 32 bits for speaker out and PCM sample sizes of 16 and 32 bits for MICIN. The serializer supports serialization sizes of 16 or 32 bits. The sample size and serialization size need not be the same, LSBs will be padded with 0's. If the AR9341 is programmed to be a slave, word select and stereo clock (the bit clock) are inputs from the external DAC/ADC.

Along with configuration information, a sample counter provides the number of samples transmitted per second through the I<sup>2</sup>S SpeakerOut interface. This sample counter can be used and cleared by software as required.

#### 4.3.3 Stereo Software Interface

To play music, software configures the stereo subsystem and sends interleaved (LRLR....) PCM data to the mailbox DMA. To record music, software configures the stereo subsystem and the PCM samples (interleaved) are written into the memory.

#### To send data PCM samples on the I<sup>2</sup>S interface:

1. Program GPIO\_FUNCTION register to enable I<sup>2</sup>S.
2. Program the STEREO\_CONFIG register to enable the stereo.
3. Configure other parameters.  
For example, sample size, word size, mono/stereo mode, master/slave mode, clk divider (if the AR9341 is master), and so on.
4. Issue a stereo reset.
5. Configure the DMA to send SpeakerOut from the AR9341.

1. Program the GPIO\_FUNCTION register to
2. Program STEREO\_CONFIG register to
3. Issue a MICIN reset to reset Micin buffers.

For example, sample size, word size, mono/stereo mode, master/slave mode, clk divider (if the AR9341 is master), and so on.

5. Configure the DMA to receive PCM

The AR9341 also includes a SPDIF interface for audio. The SPDIF interface only includes SPDIF\_OUT to the speakers. SPDIF\_IN is not

The SPDIF interface operates on the same

S, so it always in sync with audio

S interface. All configuration information to the SPDIF block, such as the sampling frequency, sample size, word size, and so on, are inherited from the programming of the I<sup>2</sup>S interface. If only the SPDIF interface is required to operate and the I<sup>2</sup>S audio interface is not required, the programming still only needs to be done using I<sup>2</sup>S configuration registers. The I<sup>2</sup>S interface can be disabled using the GPIO function register.

The SPDIF specific data that forms part of each SPDIF audio subframe such as the valid, CSW, and user data are provided through the DMA descriptor directly to the SPDIF Module. The DMA controller describes how the data is provided through the descriptor.



## 4.5 Mailbox (DMA Controller)

The mailbox DMA controller is used in the AR9341 used for I2S, SPDIF, and the SLIC interfaces. The mailbox channel is a duplex channel that can operate simultaneously for Rx and Tx.

### 4.5.1 Mailboxes

The AR9341 supports one duplex mailbox to move data between the DDR memory and audio interfaces I<sup>2</sup>S and SPDIF through the AHB interface. Flow control of the DMA must be managed by software.

### 4.5.2 MBOX DMA Operation

The AR9341 MBOX DMA engine has one channel for Tx and one channel for Rx. Each mailbox DMA channel follows a list of linked descriptors.

Figure 4-3 and Table 4-1 show the descriptor format and description.

OWN	EOM	Rsvd[4:0]	VUC	Size[11:0]	Length[11:0]
Rsvd[3:0]			BufPtr[27:0]		
Rsvd[3:0]			NextPtr[27:0]		
VUC DWORD 1					
VUC DWORD 2					
⋮					
VUC DWORD 35					
VUC DWORD 36					

**DMA Descriptor Structure**

**Table 4-1. Descriptor Fields**

Name		
Length		
Size		
VUC	1	When this bit set, the SPDIF block uses the VUC data for the audio
EOM		
OWN		
BufPtr	28	Points to memory buffer pointer. Byte aligned address.
NextPtr	28	Points to next descriptor in the list. Must be word aligned.
VUC DWORD 1 to 36	36 * 32 bits	These are the VUC data for each audio block of the SPDIF. 192 Bits each of Valid, UserData and Channel Status Word for two channels of audio corresponds to 36 Dwords. These data are SPDIF specific and software does not need to provide this data if I <sup>2</sup> S is the only active interface and SPDIF is disabled.

Once the DMA engine is started, it will follow its descriptor chain until it arrives at a descriptor that has its owner bit set to CPU (bit [31] of the status word is not set). The DMA engine then stops until the CPU restarts it.

The DMA control registers include stop and start commands, a programmable descriptor chain base address, DMA policies to use, and so on. DMA status registers inform the CPU when the engine is running, done, or encountered an error.

### 4.5.3 Software Flow Control

#### To configure the MBOX channel to send data from the AR9341 (Rx as referred in MBOX):

1. Set up the MBOX Rx descriptors. The owner should be set to indicate it is owned by the DMA controller. Hardware resets this once DMA is complete.
2. Load the corresponding buffers with the data to transmit.
3. Program the register `MBOX_DMA_TX_DESCRIPTOR_BASE_A` DDRESS with the base descriptor address.
4. Reset the corresponding MBOX FIFO.
5. Enable the DMA by setting the START bit in the `MBOX_DMA_RX_CONTROL` register. This register has a provision to stop and resume at any time.
6. On DMA completion, the `RX_DMA_COMPLETE` interrupt is asserted.

#### To configure the MBOX channel for the AR9341 to receive data (Tx as referred in MBOX):

1. Set up the MBOX Tx descriptors. The owner should be set to indicate it is owned by the DMA controller. Hardware resets this once DMA is complete.
2. Program the register `MBOX_DMA_TX_DESCRIPTOR_BASE_A` DDRESS with the base descriptor address.
3. Reset the corresponding MBOX FIFO.
4. Enable the DMA by setting START bit in `MBOX_DMA_TX_CONTROL` register. This register has a provision to stop and resume at any time.
5. On DMA completion, the `TX_DMA_COMPLETE` interrupt is asserted.

### 4.5.4 Mailbox Error Conditions

If flow control synchronization is lost for any reason, these mailbox error conditions could arise:

Tx Mailbox Overflow	<p>If no DMA descriptors are available on the AR9341 Tx side, but an message is coming in from the corresponding interface, the Tx mailbox stalls the host physical interface.</p> <p>If the host interface remains stalled with the Tx FIFO full for a timeout period specified other than <code>FIFO_TIMEOUT</code>, a timeout error occurs. An interrupt is sent to CPU.</p> <p>As long as the host status overflow bit is set, any mailbox Tx bytes that arrive from the host when the mailbox is full are discarded. When the host clears the overflow interrupt, mailbox FIFOs return to normal operation. Software must then either resynchronize flow control state or reset the AR9341 to</p>
	<p>S reads a mailbox that does not contain any data and this condition persists for more than a time-out period, the CPU is sent an underflow error interrupt. As long as status underflow bit is set, any mailbox reads which arrive when the mailbox is empty return garbage data. Software must then either resynchronize flow control state or reset the AR9341 to</p>

All MBOX specific interrupts can be masked by control registers (`MBOX_INT_ENABLE`).

MBOX sends an interrupt to MIPS in these cases (if they are enabled):


- Tx DMA complete, Rx DMA complete
- Tx overflow, Tx not empty (incoming traffic)
- Rx underflow, Rx not full (outgoing traffic)
- MBOX Tx DMA EOM complete interrupt

The status of these interrupts can be read from the `MBOX_INT_STATUS` register.

## 5. WLAN Medium Access Control (MAC)

The WLAN MAC consists of the following major functional blocks: 10 queue control units (QCU), 10 distributed coordination function

(DCF) control units (DCUs), a single DMA Rx unit (DRU), and a single protocol control unit (PCU). See [Figure 5-1](#).



### 5.1 Overview

The WLAN MAC block supports full bus-mastering descriptor-based scatter/gather DMA. Frame transmission begins with the QCU. QCU manages the DMA of frame data from the host through the Host interface, and determines when a frame is available for transmission.

Each QCU targets exactly one DCU. Ready frames are passed from a QCU to its targeted DCU. The DCU manages the enhanced distributed coordination function (EDCF) channel access procedure on behalf of the QCU associated with it.

Functionality of the WLAN MAC block includes:

- Tx frame data transfer from the DDR
- Rx frame data transfer the DDR
- Interrupt generation and reporting
- Sleep-mode sequencing
- Miscellaneous error and status reporting functions

Once the DCU gains access to the channel, it passes the frame to the PCU, which encrypts the frame and sends it to the baseband logic. The PCU handles both processing responses to the transmitted frame, and reporting the transmission attempt results to the DCU.

Frame reception begins in the PCU, which receives the incoming frame bitstream from the digital PHY. The PCU decrypts the frame and passes it to the DRU, which manages Rx descriptors and writes the incoming frame data

The WLAN MAC is responsible for transferring frames between the DDR and the digital PHY. For all normal frame transmit/receive activity, the CPU provides a series of descriptors to the WLAN MAC, and the WLAN MAC then parses the descriptors and performs the required set of data transfers.

### 5.3 Descriptor Format

The transmit (Tx) descriptor format contains twenty-three 32-bit words and the receive (Rx) descriptor contains twelve 32-bit words.

A descriptor must be aligned on a 32-bit boundary in host memory, although best performance is achieved if the descriptor is aligned on a cache-line boundary. The MAC uses the final nine words of the Tx descriptor and the twelve words of the Rx descriptor to report status information back to the host.

See these tables for more information:

Table	Words	Description
<a href="#">Table 5-1</a>	0–14	Tx descriptor format
<a href="#">Table 5-4</a>	15–22	Tx descriptor format
<a href="#">Table 5-5</a>	0–8	Tx descriptor status format
<a href="#">Table 5-6</a>	0–11	Rx descriptor format

The Tx descriptor format is described in [Table 5-1](#). With certain exceptions as noted, all Tx descriptor fields must be valid in the first descriptor of a non-aggregate frame. The fields for all following descriptors are ignored. For aggregate frames only the first descriptor of the first frame of the aggregate is valid. The fields for all following descriptors are ignored.

**Table 5-1. Tx Descriptor Format: Words 0–14**

Word	Bits	Name	Description
0	31:16	atheros_id	The unique Atheros identifier of 0x168C is used to visually identify the start
	15	desc_tx_rx	Indicates whether the descriptor is a transmit or receive descriptor. The
	14	desc_ctrl	Indicates whether the descriptor is a control or status descriptor. The value
	13:12	RES	Reserved
	11:8	tx_qcu_num	Tx QCU number
	7:0	desc_length	Descriptor length Indicates the number of Dwords in this descriptor. The value should be set
1	31:0	link_ptr	Link pointer address Contains the 32-bit next descriptor pointer. Must be 32-bit aligned (bits [1:0] 0) is only allowed at the end of a non-aggregate or non-RIFS packet. If the packet is part of an aggregate or RIFS burst, a null is only allowed on the last descriptor of the last packet. A legal null value causes the QCU to stop. Must be valid for all descriptors.
2	31:0	buf_ptr0	Data buffer pointer 0 Contains the 32-bits address of the first data buffer associated with this descriptor. A transmit data buffer may begin at any byte address. Must not be null (buf_ptr0 = 0x0) for all descriptors.

Table 5-1. Tx Descriptor Format: Words 0–14

Word	Bits	Name	Description
3	31:28	RES	Reserved
	27:16	buf_len0	Data buffer length associated with data buffer pointer 0. Specifies the length, in bytes, of the data buffer associated with buf_ptr0. buf_len0 must not be 0. Note: This field must be valid for all descriptors. <pre> case (header_length, qos_packet) {     24, no : pad_length = 0;     24, yes: pad_length = 2;     30, no : pad_length = 2;     30, yes: pad_length = 0; } case (encrypt_type) {     wep : icv_length = 4;     tkip : icv_length = 4;     aes : icv_length = 8;     tkip : icv_length = 12;     wapi : icv_length = 16; } </pre> frame_length = buf_len0 + buf_len1 + buf_len2 + buf_len3 +
	15:0	RES	Reserved
4	31:0	buf_ptr1	Data buffer pointer 1 Contains the 32-bits address of the second data buffer associated with this descriptor. A transmit data buffer may begin at any byte address. Only valid
5	31:28	RES	Reserved
	27:16	buf_len1	Data buffer length associated with data buffer pointer 1. buf_len1 can only be 0 if and only if buf_ptr1 is null. See buf_len0 for details.
	15:0	RES	Reserved
6	31:0	buf_ptr2	Data buffer pointer 2 Contains the 32-bits address of the third data buffer associated with this descriptor. A transmit data buffer may begin at any byte address. Only valid
7	31:28	RES	Reserved
	27:16	buf_len2	Data buffer length associated with data buffer pointer 2. buf_len2 can only be 0 if and only if buf_ptr2 is null. See buf_len0 for details.
	15:0	RES	Reserved
8	31:0	buf_ptr3	Data buffer pointer 3 Contains the 32-bits address of the third data buffer associated with this descriptor. A Tx data buffer may begin at any byte address. Only valid if
9	31:28	RES	Reserved
	27:16	buf_len3	Data buffer length associated with data buffer pointer 2. buf_len2 can only be 0 if and only if buf_ptr3 is null. See buf_len0 for details.
	15:0	RES	Reserved
10	31:16	tx_desc_id	Tx descriptor sequence number Software will select a unique sequence number associated with this descriptor. This value is copied to the tx_desc_id in the transmit status.
	15:0	ptr_checksum	Memory pointer checksum Verifies the integrity of the memory pointers/addresses in this descriptor. The equation looks like this: <pre> checksum[31:0] = TXC[0]+TXC[1]+TXC[2]+TXC[3]+TXC[4]+                 TXC[5]+TXC[6]+TXC[7]+TXC[8]+TXC[9]; ptr_checksum[15:0] = checksum[31:16] + checksum[15:0]; </pre> The carry bits above the MSB of the checksum or ptr_checksum will disappear.

Table 5-1. Tx Descriptor Format: Words 0–14

Word	Bits	Name	Description
11	31	cts_enable	Self-CTS enable Precedes the frame with CTS flag. If set, the PCU first sends a CTS before sending the frame described by the descriptor; used mainly for 802.11g frames to quiet legacy stations before sending a frame the legacy stations cannot interpret, even at the PHY level. At most only one of the rts_enable and cts_enable bits may be set; it is illegal to set both.
	30	dest_index_valid	Destination index valid flag Specifies whether the contents of the DestIdx field are valid.
	29	int_req	Interrupt request flag Set to one by the driver to request that the DMA engine generate an interrupt upon completion of the frame to which this descriptor belongs. Note: This field must be valid and identical for all descriptors of the frame. That is, all descriptors for the frame must have this flag set, or all descriptors
	28:25	beam_form	Tx beamforming in series 0–3. If this value is set, the current packet carries
	24	clear_dest	If set, instructs the DCU to clear the destination mask bit at the index
	23	veol	Virtual end-of-list flag When set, indicates that the QCU should act (mostly) as if this descriptor had a null link_ptr, even though its link_ptr field may be non-null. Note: This field must be valid in the final descriptor of a frame and must be clear
	22	rts_enable	RTS enable If set, the PCU transmits the frame using the RTS/CTS protocol. If clear, the PCU transmits the frame without transmitting a RTS. At most only one of the rts_enable and cts_enable bits may be set; it is illegal to set both.
	21:16	tpc_0	TPC for Tx series 0. These bits pass unchanged to the baseband, where they
	15	clear_retry	Setting this bit disables the retry bit from being set in the Tx header on a frame retry; applies to both aggregate and non-aggregate frames.
	14	low_rx_chain	When set to 1, indicates that switches the Rx chain mask to low power mode after transmitted this frame.
	13	fast_ant_mode	Fast antenna mode If set to 0, this means that this Tx frame to use the omni antenna mechanism. if set to 1, then the opposite omni antenna should be used.
	12	vmf	Virtual more fragment If this bit is set, bursting is enabled for this frame. If there is no burst in progress, it will initiate a CTS protected burst if cts_enable is set. If there is a previous burst in progress, it ignores the cts_enable bit assuming that this burst is protected.
	11:0	frame_length	Frame length Specifies the length, in bytes, of the entire MAC frame, including the FCS, IC, and ICV fields.

Table 5-1. Tx Descriptor Format: Words 0–14

Word	Bits	Name	Description
12	31	more_rifs	More RIFS burst flag; When set, indicates that the current packet is not the last packet of an aggregate. All descriptors for all packets of a RIFS burst except the descriptors of the last packet must have this bit set. All descriptors of the last packet of a RIFS burst must have this bit clear.
	30	is_agg	This packet is part of an aggregate flag. All descriptors of the all packets in an aggregate must have this bit set.
	29	more_agg	More aggregate flag; When set, indicates that the current packet is not the last packet of an aggregate. All descriptors for all packets of an aggregate except the descriptors of the last packet must have this bit set. All descriptors of the last packet of an aggregate must have this bit clear.
	28	ext_and_ctl	Extension and control channel enable Only four combinations are allowed; otherwise desc_config_error asserts. When neither ext_only nor ext_and_ctl are set, the RTS/CTS and data frame is sent based on the bandwidth: HT20 when 20_40 is set to 0 and HT40 shared when 20_40 is set to 1 (RTS/CTS frames are sent at in HT40 duplicate mode if 20_40 is set to 1). When ext_and_ctl is set the RTS/CTS and data frame is sent at HT40 duplicate. When ext_only is set the RTS/CTS and data
27		RES	Reserved
26		corrupt_fcs	Corrupt packet FCS; When set, the FCS of the packet will be inverted to
25		RES	Reserved
24		no_ack	No ACK flag; When set, indicates to the PCU that it should not expect to receive (and should not wait for) an ACK for the frame. Must be set for any frame that has the 802.11 NoACK bit set in the QoS field. Also must be set for all other frame types (such as beacons and other broadcast/multicast
23:20		frame_type	Frame type indication; indicates what type of frame is being sent:
19:13		dest_index	Destination table index Specifies an index into an on-chip table of per-destination information. The PCU fetches the encryption key from the specified index in this table and uses this key to encrypt the frame. The DMA logic uses the index to maintain per-destination transmit filtering status and other related information.
12		more	More descriptors in this frame flag Set to one by the driver to indicate that there are additional descriptors (that is, DMA fragments) in the current frame. The last descriptor of a packet must have this bit set to 0. Note: This field must be valid for all descriptors.
11:9		pa	Pre-distortion chain mask
8:0		RES	Reserved

**Table 5-1. Tx Descriptor Format: Words 0–14**

Word	Bits	Name	Description
13	31:28	tx_tries3	Number of frame data exchange attempts permitted for Tx series 3. A value of zero means skip this transmission series.
	27:24	tx_tries2	Number of frame data exchange attempts permitted for Tx series 2. A value of zero means skip this transmission series.
	23:20	tx_tries1	Number of frame data exchange attempts permitted for Tx series 1. A value of zero means skip this transmission series.
	19:16	tx_tries0	Number of frame data exchange attempts permitted for Tx series 0. A frame data exchange attempt means a transmission attempt in which the actual frame is sent on the air (in contrast to the case in which the frame has RTS enabled and the RTS fails to receive a CTS. In this case, the actual frame is not sent on the air, so this does not count as a frame data exchange attempt. Unlike TX_TRIES1...3, a value of zero is illegal for TX_TRIES0 field.
	15	dur_update_en	Frame duration update control. If set, the MAC updates (overwrites) the duration field in the frame based on the current transmit rate. If clear, the
	14:0	burst	Burst duration value in usec. If this frame is not part of a burst or the last frame in a burst, this value should be zero. In a burst, this value is the amount of time to be reserved (via NAV) after the completion of the current
14	31:24	tx_rate3	<a href="#">Table 5-3</a>
	23:16	tx_rate2	<a href="#">Table 5-3</a>
	15:8	tx_rate1	<a href="#">Table 5-3</a>
	7:0	tx_rate0	<a href="#">Table 5-3</a>

**Table 5-2. MAC Rate Encodings**

MAC Rate Encoding	Protocol
0x01	Reserved
0x02	
0x03	
0x06	
0x07	
0x8	OFDM_48Mb
0x9	OFDM_24Mb
0xA	OFDM_12Mb
0xB	OFDM_6Mb
0xC	OFDM_54Mb
0xD	OFDM_36Mb
0xE	OFDM_18Mb

**MAC Rate Encodings (continued)**

0x1C	CCK_11Mb_S
0x1D	CCK_5_5Mb_S
0x1E	CCK_2Mb_S



**Table 5-3. Tx Rates<sup>[1]</sup>**

<b>Rate</b>	<b>Desc</b>	<b>Stream</b>	<b>HT20; GI= 0 Mbps</b>	<b>HT20; GI = 1 Mbps</b>	<b>HT40; GI= 0 Mbps</b>	<b>HT40; GI= 1 Mbps</b>
0x80	MCS 0	1	6.5	7.2	13.5	15
0x81	MCS 1	1	13	14.4	27	30
0x82	MCS 2	1	19.5	21.7	40.5	45
0x83	MCS 3	1	26	28.9	54	60
0x84	MCS 4	1	39	43.3	81	90
0x85	MCS 5	1	52	57.8	108	120
0x86	MCS 6	1				135
0x87	MCS 7	1				150
0x88	MCS 8	2				30
0x89	MCS 9	2				60
0x8A	MCS 10	2				90
0x8B	MCS 11	2				120
0x8C	MCS 12	2				180
0x8D	MCS 13	2				240
0x8E	MCS 14	2				270
0x8F	MCS 15	2				300

[1]All rates not listed are reserved. Note that for short guard interval (GI=1), HT20 mode is allowed.

The Tx descriptor format for words 15 through 22 is described in [Table 5-4](#).

**Table 5-4. DMA Tx Descriptor Format for Words 15–22**

Word	Bits	Name	Description
15	31	rts_cts_qual1	Qualifies rts_enable or cts_enable in the Tx descriptor for Tx series 1
			1 Default behavior with respect to rts_enable and cts_enable
	30:16	packet_duration1	Packet duration 1 (in $\mu$ s); Duration of the actual Tx frame associated with TXRate1. This time does not include RTS, CTS, ACK, or any associated SIFS.
	15	rts_cts_qual0	Qualifies rts_enable or cts_enable in the Tx descriptor for Tx series 0
			1 Default behavior with respect to rts_enable and cts_enable
	14:0	packet_duration0	Packet duration 0 (in $\mu$ s); Duration of the actual Tx frame associated with TXRate0. This time does not include RTS, CTS, ACK, or any associated SIFS.
16	31	rts_cts	Qualifies rts_enable or cts_enable in the Tx descriptor for Tx series 3
			1 Default behavior with respect to rts_enable and cts_enable
	30:16	packet_duration3	s); Duration of the actual Tx frame associated with TXRate3. This time does not include RTS, CTS, ACK, or any associated SIFS.
	15	rts_cts	Qualifies rts_enable or cts_enable in the Tx descriptor for Tx series 2
			1 Default behavior with respect to rts_enable and cts_enable
	14:0	packet_duration2	s); Duration of the actual Tx frame associated with TXRate2. This time does not include RTS, CTS, ACK, or any associated SIFS.
17	31	RES	Reserved
	30	calibrating	Calibrating indication; causes the BB to apply the correct MCS/D PPDU,
	29	dc_ap	Select for remaining the TBTT between TSF and TSF2, where 0 is from TSF and 1 is from TSF2. Should be used only when both ap_sta_enable and
	28:26	encrypt_type	Encryption type; DMA engine must add the number of necessary extra Dwords at the end of a packet to account for the encryption ICV generated by hardware. The encrypt_type fields must be valid for all descriptors.
	25:18	pad_delim	Pad delimiters; Between each packet of an A-MPDU aggregate the hardware will insert a start delimiter which includes the length of the next frame. Sometimes hardware on the transmitter or receiver requires some extra time between packets which can be satisfied by inserting zero length delimiters. This field indicates the number of extra zero length delimiters to add.
	17:16	RES	Reserved
	15:0	agg_length	Aggregate (A-MPDU) length; the aggregate length is the number of bytes of the entire aggregate. This length should be computed as: $\text{delimiters} = \text{start\_delim} + \text{pad\_delim};$ $\text{frame\_pad} = (\text{frame\_length} \% 4) ? (4 - (\text{frame\_length} \% 4)) : 0$ $\text{agg\_length} = \text{sum\_of\_all} (\text{frame\_length} + \text{frame\_pad} + 4 * \text{delimiters})$ <p>For the last packet of an aggregate the FRAME_PAD = 0 and delimiter= 0, frame_pad aligns to the next delimiter to be Dword aligned. Each delimiter is 4 bytes long. PAD_DELIM is the number of zero-length delimiters used to introduce an extra time gap between packets. START_DELIM is always 1 and includes the length of the next packet in the aggregate.</p>

Table 5-4. DMA Tx Descriptor Format for Words 15–22 (continued)

Word	Bits	Name	Description
18	31:28	stbc	STBC settings for all four series. If bit [0] is set, STBC is enabled for Tx series 0...3. Only supported for single stream rates, so only the lower bit is set.
	27:20	rts_cts_rate	RTS or self-CTS rate selection. Specifies the rate the RTS sends at if rts_enable is set, or self CTS sends at if cts_enable is set; see Table 5-3.
	19:17	chain_sel_3	Chain select for Tx series 3. 1 and 3 are the only valid values.
	16	gi_3	Guard interval control for Tx series 3
			0 Normal guard interval
			1 Short guard interval
	15	20_40_3	20_40 control for Tx series 3
			0 HT20 Tx packet
	14:12	chain_sel_2	Chain select for Tx series 2. 1 and 3 are the only valid values.
	11	gi_2	Guard interval control for Tx series 2
	10	20_40_2	20_40 control for Tx series 2
	9:7	chain_sel_1	Chain select for Tx series 1. 1 and 3 are the only valid values.
	6	gi_1	Guard interval control for Tx series 1
	5	20_40_1	20_40 control for Tx series 1
	4:2	chain_sel_0	Chain select for Tx series 0. 1 and 3 are the only valid values.
	1	gi_0	Guard interval control for Tx series 0
	0	20_40_0	20_40 control for Tx series 0
19	31:30	ness_0	Number of Extension Spatial Streams (NESS) field of HT-SIG for Tx series 0.
	29	not	Not sounding HT-SIG field; sends sounding PPDU in explicit feedback as BF. If rts_enable is set to 1, this field affects RTS only, not the next data frame.
	28	rts_hlc_trq	Sounding request of RTS frame; available when rts_enable is set to 1.
			0 The responder is not requested to transmit a sounding PPDU
			1 Request the responder to transmit a sounding PPDU
	27	rts_hlc_mrqr	MCS request of RTS frame; available when rts_enable is set to 1
			0 No MCS feedback is requested
			1 MCS feedback is requested
	26:24	rts_hlc_msi	MCS Request Sequence Identifier (MSI) of RTS frame
			0 Reserved
			1 Contains a sequence number (0–6) to identify the specific request
	23:0	antenna_0	Antenna switch for Tx series 0

*Table 5-4. DMA Tx Descriptor Format for Words 15–22 (continued)*

Word	Bits	Name	Description
20	31:30	ness_1	NESS field of HT-SIG for Tx series 1. This setting is valid when the transmission rate is HT rate.
			0 No Extension HTLTF is transmitting PPDU
			1 One Extension HTLTF is transmitting PPDU
	29:24	tpc_1	TPC for Tx series 1. These bits pass unchanged to the baseband, where they control Tx power for the frame.
	23:0	antenna_1	Antenna switch for Tx series 1
21	31:30	ness_2	NESS field of HT-SIG for Tx series 2. This setting is valid when the transmission rate is HT rate.
			0 No Extension HTLTF is transmitting PPDU
	29:24	tpc_2	TPC for Tx series 2. These bits pass unchanged to the baseband, where they
	23:0	antenna_2	Antenna switch for Tx series 2
22	31:30	ness_3	NESS field of HT-SIG for Tx series 3. This setting is valid when the
	29:24	tpc_3	TPC for Tx series 3. These bits pass unchanged to the baseband, where they
	23:0	antenna_3	Antenna switch for Tx series 3

The Tx descriptor status format for words 0 through 8 is described in [Table 5-5](#).

The words status is only considered valid when the done bit is set.

**Table 5-5. Tx Descriptor Status Format: Words 0–8**

Word	Bits	Name	Description
0	31:16	atheros_id	The unique Atheros identifier of 0x168C is used to visually identify the start of the descriptor.
	15	desc_tx_rx	Indicates whether the descriptor is a transmit or receive descriptor. The value should be set to 1 indicating transmit.
	14	desc_ctrl_stat	Indicates whether the descriptor is a control or status descriptor. The value should be set to 0 indicating status descriptor.
	13:12	RES	Reserved
	11:8	tx_qcu_num	Tx QCU number
	7:0	desc_length	Descriptor length Indicates the number of Dwords in this descriptor. The value should be set
1	31:16	tx_desc_id	Tx descriptor sequence number Software will select a unique sequence number associated with this descriptor. This value is copied to the tx_desc_id in the Tx status.
	15:0	RES	Reserved
2	31	RES	Reserved
	30	ba_status	Block ACK status If set, this bit indicates that the BA_BITMAP values are valid.
	29:24	RES	Reserved
	23:16	ack_rssi_ant02	Rx ACK signal strength indicator of control channel chain 2
	15:8	ack_rssi_ant01	Rx ACK signal strength indicator of control channel chain 1
	7:0	ack_rssi_ant00	Rx ACK signal strength indicator of control channel chain 0

Table 5-5. Tx Descriptor Status Format: Words 0–8

Word	Bits	Name	Description
3	31:20	RES	Reserved
	19	tx_timer_expired	Tx timer expired. This bit is set when the Tx frame is taking longer to send to the baseband than is allowed based on the TX_TIMER register. Some regulatory domains require that Tx packets may not exceed a certain amount of transmit time.
	18	RES	Reserved
	17	tx_data_underrun_err	Tx data underrun error These error conditions occur on aggregate frames when the underrun condition happens while the MAC is sending the data portion of the frame or delimiters.
	16	tx_delmtr_underrun_err	These error conditions occur on aggregate frames when the underrun
	15:12	virtual_retry_cnt	Virtual collision count Reports the number of virtual collisions that occurred before transmission of the frame ended. The counter value saturates at 0xF. A virtual collision refers to the case, as described in the 802.11e QoS specification, in which two or more output queues are contending for a TXOP simultaneously. In such cases, all lower-priority output queues experience a virtual collision in which the frame is treated as if it had been sent on the air but failed to
	11:8	data_fail_cnt	Data failure count Reports the number of times the actual frame (as opposed to the RTS) was sent but no ACK was received for the final transmission series (see the
	7:4	rts_fail_cnt	RTS failure count Reports the number of times an RTS was sent but no CTS was received for the final transmission series (see the final_tx_index field). For frames that have the rts_enable bit clear, this count always will be zero. Note that this count is incremented only when the RTS/CTS exchange fails. In particular, this count is not incremented if the RTS/CTS exchange succeeds but the
	3	filtered	Frame transmission filter indication If set, indicates that the frame was not transmitted because the corresponding destination mask bit was set when the frame reached the PCU or if the frame violated TXOP on the first packet of a burst. Valid only if
	2	fifo_underrun	Tx FIFO underrun flag If set, transmission of the frame failed because the DMA engine was not able to supply the PCU with data as quickly as the baseband was requesting transmit data. Only valid for non-aggregate or non-RIFS underrun conditions unless the underrun occurred on the first packet of the aggregate or RIFS burst. See also the description for tx_delmtr_underrun_err and tx_data_underrun_err. Valid only if frm_xmit_ok is clear.
	1	excessive_retries	Excessive tries flag If set, transmission of the frame failed because the try limit was reached before the frame transmitted. Valid only if frm_xmit_ok is clear.
	0	frm_xmit_ok	Frame transmission success flag If set, the frame was transmitted successfully. If clear, no ACK or BA was received successfully.

Table 5-5. Tx Descriptor Status Format: Words 0–8

Word	Bits	Name	Description
4	31:0	send_timestamp	Timestamp at start of transmit A snapshot of the lower 32 bits of the PCU timestamp (TSF value). This field can be used to aid the software driver in implementing requirements associated with the aMaxTransmitMSDULifetime MAC attribute. The transmit timestamp is sampled on the rising of tx_frame signal which goes from the MAC to the baseband. This value corresponds to the last attempt at packet transmission not the first attempt.
5	31:0	ba_bitmap_0-31	Block ACK bitmap 0 to 31 These bits are the values from the block ACK received after the successful transmission of an aggregate frame. If set, bit [0] represents the successful reception of the packet with the sequence number matching the seq_num value.
6	31:0	ba_bitmap_32-63	Block ACK bitmap 32 to 63 These bits are the values from the block ACK received after the successful transmission of an aggregate frame. If set, bit [32] represents the successful reception of the packet with the sequence number matching the seq_num
7	31:24	ack_rssi	Rx ACK signal strength indicator of combination of all active chains on the control and extension channels. The value of 0x80 (–128) is used to indicate
	23:16	RES	Reserved
	15:8	ack_rssi_ant11	Rx ACK signal strength indicator of control channel chain 1
	7:0	ack_rssi_ant10	Rx ACK signal strength indicator of control channel chain 0
8	31:28	tid	Traffic Identifier (TID) of block ACK Indicates the TID of the response block ACK. This field is only valid on the
	27:26	RES	Reserved
	25	pwr_mgmt	Power management state Indicates the value of the PwrMgt bit in the frame control field of the
	24	txbf_expired	
			1 The left-time of CV for this transmission destination is lower than the threshold set by software
			2 CV is expired
	23	txbf_dest_miss	Destination miss indication for TXBF When set, indicates there is no CV for this destination. The PPDU is transmitted out Tx without beamforming.
	22:21	final_tx_index	Final transmission attempt series index Specifies the number of the Tx series that caused frame transmission to terminate.
	20	RES	Reserved

**Table 5-5. Tx Descriptor Status Format: Words 0–8**

Word	Bits	Name	Description
8 (Cont.)	19	txbf_stream_miss	Stream miss indication for TxBF When set, indicates that the CV information in CV cache is not enough for transmitting steered PPDU with current Tx rate, but still transmitting this PPDU out without Tx beamforming.
	18	txbf_bw_mismatch	Bandwidth mismatch indication for TxBF If set, shows that the bandwidth of CV data is not same as the bandwidth of transmitting PPDU, then HW will send the PPDU but without Tx beamforming.
	17	txop_exceeded	TXOP has been exceeded Indicates that this transmit frame had to be filtered because the amount of time to transmit this packet sequence would exceeded the TXOP limit. This should only occur when software programs the TXOP limit improperly.
	16:13	RES	Reserved
	12:1	seq_num	The starting sequence number is the value of the Block ACK Starting Sequence Control field in the response Block ACK. Only consulted if the Tx
	0	done	Descriptor completion flag Set to one by the DMA engine when it has finished processing the descriptor and has updated the status information. Valid only for the final descriptor of a non-aggregate frame, regardless of the state of the FrTxOK flag. For an aggregate frame it is valid for only the final descriptor of the final packet of an aggregate. The driver is responsible for tracking what descriptors are associated with a frame. When the DMA engine sets the done flag in the final descriptor of a frame, the driver must be able to determine what other descriptors belong to the same frame and thus also have been consumed.



The DMA Rx logic (the DRU block) manages Rx descriptors and transfers the incoming frame data and status to the host through the Host interface.

Words 0, and 2 are valid for all descriptors. Words 0, 2, and 11 is valid for the last descriptor of each packets. Words 0–11 are valid for the last descriptor of an aggregate or last descriptor of a stand-alone packet. Additional validity qualifiers are described individually. See [Table 5-6](#).

**Table 5-6. DMA Rx Descriptor Format for Words 0–11**

Word	Bits	Name	Description
0	31:16	atheros_id	The unique Atheros identifier of 0x168C is used to visually identify the start of the descriptor.
	15	desc_tx_rx	Indicates whether the descriptor is a transmit or receive descriptor. The value should be set to 1 indicating transmit.
	14	desc_ctrl_stat	Indicates whether the descriptor is a control or status descriptor. The value
	13:9	RES	Reserved
	8	rx_priority	0 Low priority queue
	7:0	desc_length	Descriptor length Indicates the number of Dwords in this descriptor. The value should be set to
1	31:24	rx_rate	Rx rate indication Indicates the rate at which this frame was transmitted from the source. Encodings match those used for the tx_rate* field in word 5 of the Tx descriptor. Valid only if the frame_rx_ok flag is set or if the frame_rx_ok flag
	23:16	RES	Reserved
	15:8	rssi_ant01	Received signal strength indicator of control channel chain 1
	7:0	rssi_ant00	Received signal strength indicator of control channel chain 0
2	31:23	RES	Reserved
	22	hw_upload	Indicates the data carried by current descriptor is that hardware upload for TXBF using (H, V, or CV data). The upload data is valid only when the field hw_upload_data_valid at RXS 4 bit [7] is set. See RXS 11 bit [26:25] hw_upload_data_type to know which data type is uploaded. Valid for all
	21:14	num_delim	Number of zero length pad delimiters after current packet This field does not include the start delimiter which is required between each packet in an aggregate. This field is only valid for aggregate packets except for the last packet of an aggregate.
	13	RES	Reserved
	12	more	More descriptors in this frame flag If set, then this is not the final descriptor of the frame. If clear, then this descriptor is the final one of the frame. Valid for all descriptors.
	11:0	data_len	Received data length Specifies the length, in bytes, of the data actually received into the data buffer associated with this descriptor. The actual received data length will be between zero and the total size of the data buffer, as specified originally in this field (see the description for the buf_len field). Valid for all descriptors.

Table 5-6. DMA Rx Descriptor Format for Words 0–11

Word	Bits	Name	Description			
3	31:0	rcv_timestamp	A snapshot of the PCU timestamp (TSF value), expressed in $\mu$ s (that is, bits [31:0] of the PCU 64-bit TSF). Intended for packet logging and packet sniffing. The timestamp is sampled on the rising edge of rx_clear, which goes from the baseband to the MAC.			
4	31:8	RES	Reserved			
	7	hw_upload_data_valid	Specifies whether the contents of the hardware upload data are valid			
	6:5	ness	Receive packet NESS field Shows the number of Rx extension spatial steams.			
	4	not_sounding	Rx packet not sounding flag If this value is clear, then the Rx frame is a sounding PPDU. If this value is			
	3	stbc	Rx packet STBC indicator If this value is set then the baseband has received an STBC frames as			
	2	duplicate	Rx packet duplicate indicator If this value is set, the baseband has determined that this packet is a			
	1	20_40	Rx packet 20 or 40 MHz bandwidth indicator If this value is clear, then the receive frame was a HT20 packet (20 MHz bandwidth). If this value is set, then the receive frame was a HT40 packet			
	0	g	If this value is clear, then the Rx frame used a long guard interval. If this			
5	31:24	rx_combined	Receive signal strength indicator of combination of all active chains on the control and extension channels. The value of 0x80 (–128) is used to indicate			
	23:16	RES	Reserved			
	15:8	rssi_ant11	Received signal strength indicator of extension channel chain 1			
	7:0	rssi_ant10	Received signal strength indicator of extension channel chain 0			
6	31:0	evm0	Rx packet error vector magnitude 0			
			Bits Mode	HT20 Mode	HT40 Mode	Diagnostic
			evm0[31:24]	pilot1_str0	pilot1_str0	legacy_plcp_byte_1
			evm0[23:16]	RES	RES	legacy_plcp_byte_2
			evm0[15:8]	pilot0_str1	pilot0_str1	legacy_plcp_byte_3
			evm0[7:0]	pilot0_str0	pilot0_str0	service_byte_1
7	31:0	evm1	Rx packet error vector magnitude 1			
			Bits Mode	HT20 Mode	HT40 Mode	Diagnostic
			evm1[31:24]	pilot2_str1	pilot2_str1	service_byte_2
			evm1[23:16]	pilot2_str0	pilot2_str0	ht_plcp_byte_1
			evm1[15:8]	RES	RES	ht_plcp_byte_2
			evm1[7:0]	pilot1_str1	pilot1_str1	ht_plcp_byte_3

Table 5-6. DMA Rx Descriptor Format for Words 0–11

Word	Bits	Name	Description			
8	31:0	evm2	Rx packet error vector magnitude 2			
			Bits Mode	HT20 Mode	HT40 Mode	Diagnostic
			evm2[31:24]	RES	RES	service_byte_4
			evm2[23:16]	pilot3_str1	pilot3_str1	ht_plcp_byte_5
			evm2[15:8]	pilot3_str0	pilot3_str0	ht_plcp_byte_6
			evm2[7:0]	RES	RES	0x0
9	31:0	evm3	Rx packet error vector magnitude 3			
			Bits Mode	HT20 Mode	HT40 Mode	Diagnostic
			evm3[31:24]	0x80	pilot5_str0	0x0
						0x0
						0x0
						0x0
10	31:22	noise_floor	For responding CSI report in explicit TXBF procedure; software needs this			
	21:16	RES	Reserved			
	15:0	evm4	Rx packet error vector magnitude 4			
			Bits Mode	HT20 Mode	HT40 Mode	Diagnostic
						0x0
						0x0
11	31	key_miss	Key cache miss indication When set, indicates that the PCU could not locate a valid decryption key for			
	30	RES	Reserved			
	29	first_agg	First packet of aggregate If set, indicates that this packet is the first packet of an aggregate.			
	28	hi_rx_chain	If set indicates that the Rx chain control in high power mode.			
	27	RES	Reserved			

Table 5-6. DMA Rx Descriptor Format for Words 0–11

Word	Bits	Name	Description
11 (Cont.)	26:25	hw_upload_data_type	Indicates the hardware upload data (H, V, or CV). The upload data is valid only when the field hw_upload_data_valid at RXS 4 bit [7] is set:
			01 Upload is H
			10 Upload is V
			11 Upload is CV
			To support a delay response at explicit TXBF, the upload data (H, V, or CV) at different registers configuration:
			regs_config = {MAC_PCU_H_XFER_TIMEOUT_EXTXBF_IMMEDIATE_RESP, MAC_PCU_H_XFER_TIMEOUT_DELAY_EXTXBF_ONLY_UPLOAD_H, MAC_PCU_H_XFER_TIMEOUT_EXTXBF_NOACK_NORPT}
			Request report:
			<b>Request V/CV</b>
			HW upload V/CV
			HW upload H
			If regs_config is {1,x,0}, it means hardware supports immediate response even if it does not need to respond to ACK. Hardware will upload H only
			If regs_config is {1,0,1}, it means HW support immediate response but hardware will upload H/V/CV base on request report for delay response if
			<b>Request V/CV</b>
			HW upload V/CV
			HW upload H
			If regs_config is {1,1,1}, the hardware supports immediate response but hardware will only uploads H for a delay response if it does not need to
			For RTS, hardware only supports a delay response and will upload H, V, or
24:19		RES	Reserved
18		post_delim	Only occurs when the start delimiter of the last frame in an aggregate is bad.
17		aggregate	Aggregate flag
16		more_agg	More aggregate flag Set to 1 in all packets of an aggregate that have another packet of the current aggregate to follow. If clear, indicates that this packet is the last one of an aggregate.
15:9		key_idx	If the FrRxOK bit is set, then this field contains the decryption key table index. If KEY_IDX_VALID is set, then this field specifies the index at which the PCU located the frame's destination address in its on-chip decryption key table. If key_idx_VALID is clear, the value of this field is undefined. If the FrRxOK bit is clear and the PHYErr bit is set, then this field contains bits [7:1] of the PHY error code.

Table 5-6. DMA Rx Descriptor Format for Words 0–11

Word	Bits	Name	Description
11 (Cont.)	8	key_idx_valid	If frame_rx_ok is set, this field contains the decryption key table index valid flag. If set, indicates that the PCU successfully located the frame's source address in its on-chip key table and that the key_idx field reflects the table index at which the destination address was found. If clear, indicates that PCU failed to locate the destination address in the key table and that the contents of key_idx field are undefined. If the frame_rx_ok bit is clear and the phy_error bit is set, then this field contains bit [0] of the PHY error code.
	7	aspd_trig	Received APSD trigger frame The received frame matched the profile of an APSD trigger frame.
	6	pre_delim_crc_err	Delimiter CRC error detected before this current frame. May indicate that an entire packet may have been lost.
	5	mic_error	Michael integrity check error flag If set, then the frame TKIP Michael integrity check value did not verify
	4	phy_error	PHY error flag If set, then reception of the frame failed because the PHY encountered an error. In this case, bits [15:8] of this word indicate the specific type of PHY error; see the baseband specification for details. Valid only if the frame_rx_ok
	3	decrypt_crc_err	Decryption CRC failure flag If set, reception of the frame failed because the frame was marked as encrypted but the PCU was unable to decrypt the frame properly because the CRC check failed after the decryption process completed. Valid only if
	2	crc_error	CRC error flag If set, reception of the frame failed because the PCU detected an incorrect
	1	frame_rx_ok	Frame reception success flag. If set, the frame was received successfully. If
	0	done	Descriptor completion flag Set to one by the DMA engine when it has finished processing the descriptor and has updated the status information. Valid for all descriptors.

### 5.4 Queue Control Unit (QCU)

The queue control unit performs two tasks:

- Managing the Tx descriptor chain processing for frames pushed to the QCU from the CPU by traversing the linked list of Tx descriptors and transferring frame data from the host to the targeted DCU.
- Managing the queue transmission policy to determine when the frame at the head of the queue should be marked as available for transmission.

The MAC contains ten QCUs. Each QCU contains all the logic and state registers needed to manage a single queue (linked list) of Tx descriptors. A QCU is associated with exactly one DCU. When a QCU prepares a new frame, it signals ready to the DCU. When the DCU accepts the frame, the QCU responds by getting the frame data and passing it to the DCU for eventual transmission to the PCU and on to the air.

The host controls how the QCU performs these tasks by writing to various QCU configuration registers.

### 5.5 DCF Control Unit (DCU)

Collectively, the ten DCUs implement the EDCF channel access arbitration mechanism defined in the Task Group E (TGe) QoS extension to the 802.11 specification. Each DCU is associated with one of the eight EDCF priority levels and arbitrates with the other DCUs on behalf of all QCUs associated with it. A central DCU arbiter monitors the state of all DCUs and grants one the next access to the PCU (that is, access to the channel).

Because the EDCF standard defines eight priority levels, the first eight DCUs (DCUs 0–7) map directly to the eight EDCF priority levels. The two additional DCUs handle beacons and beacon-gated frames for a total of ten DCUs.

The mapping of physical DCUs to absolute channel access priorities is fixed and cannot be

The highest-priority DCU is DCU 9. Typically, this DCU is the one associated with beacons.

The next highest priority DCU is DCU 8. Typically, this DCU is the one associated with

The remaining eight DCUs priority levels are filled with DCUs 7 through 0. Among these 8 DCUs, DCU 7 has highest priority, DCU 6 the next highest priority, and so on through DCU 0, which has the lowest priority. Typically, these DCUs are associated with EDCF priorities

### 5.5.1 DCU State Information

Each DCU maintains sufficient state information to implement EDCF channel arbitration. Table 5-7 lists basic DCU state registers. (See “DCF Control Unit (DCU)” on page 92).

Table 5-7. DCU Registers

Register	Size	Page
“QCU Mask (D_QCUMASK)”	32	page 215
“Retry Limits (D_RETRY_LIMIT)”	32	page 216
“ChannelTime Settings (D_CHNTIME)”	32	page 216
		page 217
“DCU-Global IFS Settings: SIFS Duration (D_GBL_IFS_SIFS)”		page 217
“DCU-Global IFS Settings: Slot Duration (D_GBL_IFS_SLOT)”		page 217
“DCU-Global IFS Settings: EIFS Duration (D_GBL_IFS{EIFS)”		page 218
“DCU-Global IFS Settings: Misc. Parameters (D_GBL_IFS_MISC)”		page 218
		page 219
“DCU Transmission Slot Mask (D_TXSLOTMASK)”		page 219

### 5.6 Protocol Control Unit (PCU)

The PCU is responsible for the details of sending a frame to the baseband logic for transmission, for receiving frames from the baseband logic and passing the frame data to the DRU, including:

- Buffering Tx and Rx frames
- Encrypting and decrypting
- Generating ACK, RTS, and CTS frames
- Maintaining the timing synchronization function (TSF)
- Forming aggregate

Maintaining sequence state and generating

Inserting and verifying FCS  
Generating virtual clear channel assessment

Updating and parsing beacons  
The PCU is primarily responsible for buffering outgoing and incoming frames and conducting medium access compatible with the IEEE 802.11 DCF protocol.

shows the PCU functional block




Figure 5-2. PCU Functional Block Diagram

## 5.7 Register Programming Details for Observing WMAC Interrupts

### To configure the WMAC glue registers for observing WMAC interrupts:

1. Set bit [1] of these registers to observe MAC interrupts:
  - “Synchronous Interrupt Enable (WMAC\_GLUE\_INTF\_INTR\_SYNC\_ENABLE)”
  - “Synchronous Interrupt Mask (WMAC\_GLUE\_INTF\_INTR\_SYNC\_MASK)”
  - “Asynchronous Interrupt Mask (WMAC\_GLUE\_INTF\_INTR\_ASYNC\_MASK)”
  - “Asynchronous Interrupt Enable (WMAC\_GLUE\_INTF\_INTR\_ASYNC\_ENABLE)”
2. Write 0xFFFF\_FFFF to the Interrupt Cause (WMAC\_GLUE\_INTF\_INTR\_SYNC\_CAUSE) register to clear any pending interrupts.
3. Set bit [0] of the (RST\_GLOBAL\_INTERRUPT\_STATUS) register to enable MAC interrupts.
4. Enable primary MAC interrupts in the “Primary Interrupt Mask (IMR\_P)” (for example: bit [6] (TXOK), bit [1] (RXOK(LP)), and bit [0] (RXOK(HP))).
5. Enable secondary interrupts by writing to the IMR\_S\* registers: “Secondary Interrupt Mask 0 (IMR\_S0)” through “Secondary Interrupt Mask 5 (IMR\_S5)”.
6. Read bits [3:0] of the register “WMAC Interrupt Status (RST\_WMAC\_INTERRUPT\_STATUS)”:
  - Bit [0] = 1: Indicates a WMAC interrupt
  - Bit [0] = 1, bit [1] = 1: Indicates a WMAC
  - Bit [0] = 1, bit [2] = 1: Indicates a WMAC
  - Bit [0] = 1, bit [3] = 1: Indicates a WMAC

“Primary Interrupt Status (ISR\_P)”  
act interrupt. Clear the  
interrupt by writing 1 to corresponding bit.



## 6. Digital PHY Block

The digital physical layer (PHY) block is described in 802.11n mode and 802.11 b/g legacy mode. Transmit and receive paths are provided and shown as block diagrams for 802.11n mode.

### 6.1 Overview

The digital PHY block is a half-duplex, OFDM, CCK, DSSS baseband processor compatible with IEEE 802.11n and 802.11b/g. The AR9382 supports both 20- and 40-MHz channel modes and data rates up to 300 Mbps defined by the IEEE 802.11b/g/n standards. Modulation schemes include BPSK, QPSK, 16-QAM, 64-QAM and forward error correction coding with rates of 1/2, 2/3, 3/4, 5/6.


All three 802.11n advanced features, Space Time Block Code (STBC), Low-Density Parity Check (LDPC) and Tx beamforming, are supported in the AR9341 chip. In addition, many new performance enhancing features are included, such as maximum likelihood (ML) MIMO receiver, and maximum ratio combining (MRC) for OFDM and 802.11b packet detection.

### 6.2 802.11n (MIMO) Mode

Frames beginning with training symbols are used for signal detection, automatic gain control, frequency offset estimation, symbol timing, and channel estimation. This process uses 56 sub-carriers for 20-MHz HT mode: 52 for data transmission and 4 for pilots. It uses 114 sub-carriers for 40-MHz HT mode: 108 for data transmission and 6 for pilots.

#### 6.2.1 Transmitter (Tx)

Figure 6-1 shows the Tx path digital PHY 802.11n (MIMO mode) block diagram.



The PCU block initiates transmission. The digital PHY powers on the digital to analog converter (DAC) and transmit the training symbol. The training symbols are a fixed waveform and are generated within the digital PHY in parallel with the PCU sending the Tx header (frame length, data rate, etc.). The PCU must send transmitted data quickly enough to prevent buffers in the digital PHY from becoming empty. The PCU is prevented from sending data too quickly by pauses generated

shows a 2x2 MIMO system with three spatial data streams. The spatial parser splits the coded data into multiple data streams by allocating the proper number of bits to each data stream so that the number of data symbols resulted in each stream is the same. Then it interleaves coded bits across different data subcarriers followed by the modulation. To achieve the maximum spatial diversity for one-stream and two-stream transmission, the Walsh matrix orthogonally spreads the modulated stream(s) into three Tx antennas before undergoing IFFT processing to produce time domain signals.

### 6.2.2 Receiver (Rx)

Figure 6-2 shows the Rx path digital PHY 802.11n (MIMO mode) block diagram.




Figure 6-2. Digital PHY 802.11n Rx

The receiver inverts the transmitter's steps, performing a fast Fourier transform (FFT), extracting bits from received constellations, de-interleaving, accounting for puncturing, decoding, and descrambling. The Rx block shows 2x2 MIMO configuration. shows a frequency-domain Maximum Likelihood (ML) equalizer handling degradation due to multi-path.

### 6.3 802.11b/g Legacy Mode

#### 6.3.1 Transmitter

The AR9382 digital PHY incorporates an OFDM and DSSS transceiver that supports all data rates defined by IEEE 802.11b/g. Legacy mode is detected on per-frame basis. PLCP frames are detected for legacy network information. The transmitter switches dynamically to generate legacy signals (802.11b/g in 2.4 GHz).

#### 6.3.2 Receiver


The receiver is capable of dynamically detecting legacy, HT 20 MHz or 40 MHz frames and will demodulate the frame according to the detected frame type. Maximum ratio combining (MRC) is used for OFDM and

## 7. Radio Block

The transceiver of the AR9341 solution consists of these major functional blocks:

- 2 x Receive chain  
Each chain = Radio + BB programmable gain filter
- 2 x Transmit chain  
Each chain = Radio + BB programmable gain filter
- Frequency synthesizer (SYNTH)
- Associated bias/control (BIAS)

See [Figure 7-1](#).



### 7.1 Receiver (Rx) Block

The receiver converts an RF signal (with 20 MHz or 40 MHz bandwidth) to baseband I and Q outputs. The receiver operates in the 2.4 GHz band to support CCK and OFDM signals for 802.11b, 802.11g, and 802.11n.

The 2.4 GHz receiver implements a direct-conversion architecture.

The 2.4 GHz receiver consists of a low noise amplifier (LNA), a pair of quadrature radio frequency (RF) mixers, and in-phase (I) and quadrature (Q) baseband programmable gain filter/amplifiers (PGA). The mixers convert the output of the on-chip LNA to baseband I and Q signals. The I and Q signals are low-pass filtered and amplified by a baseband programmable gain filter controlled by digital logic. The baseband signals are sent to the ADC within the MAC/Baseband processor.

The DC offset of the receive chain is reduced using multiple DACs controlled by the MAC/Baseband processor. Additionally, the receive chain can be digitally powered down to conserve power.





Figure 7-2. Radio Receive Chain Block Diagram

## 7.2 Transmitter (Tx) Block

The transmitter converts baseband I and Q inputs to 2.4 GHz RF outputs as shown in [Figure 7-3](#). The inputs to the transmitter are current outputs of the I and Q DAC within the MAC/Baseband processor. These currents are low-pass filtered through an on-chip reconstruction filter to remove spectral images and out-of-band quantization noise.


The I and Q signals are converted to RF signals using an integrated up-conversion architecture.

For 2.4 GHz transmitter, the baseband I and Q signals are up-converted directly to RF using a pair of quadrature mixers. The transmit chain can be digitally powered down to conserve power. To ensure that the FCC limits are observed and the output power stays close to the maximum allowed, the transmit output power is adjusted by a digitally programmed control loop at the start of each packet. The AR9341 provides an open loop power control based on an on-chip temperature sensor.



### 7.3 Synthesizer (SYNTH) Block

The radio supports an on-chip synthesizer to generate local oscillator (LO) frequencies for the receiver and transmitter mixers. The synthesizer has the topology shown in [Figure 7-4](#). The AR9341 generates the reference input from a 40 MHz crystal for the synthesizer. An on-chip voltage controlled oscillator (VCO) provides the desired LO signal based on a phase locked loop.



### 7.4 Bias/Control (BIAS) Block

The bias/control block provides the reference voltages and currents for all other circuit blocks (see [Figure 7-5](#)). An on-chip band-gap reference circuit provides the needed voltage and current references based on an external 6.19 K resistor.




Figure 7-5. Bias/Control Block Diagram

## 8. Register Descriptions

These sections describe the internal registers for the various AR9341 blocks.

Table 8-1 summarizes the CPU mapped registers for the AR9341.

**Table 8-1. CPU Mapped Registers Summary**

Address	Description	Page
0x18000000–0x18000128	DDR Registers	<a href="#">page 102</a>
0x18020000–0x18020018	UART0 (Low-Speed) Registers	<a href="#">page 111</a>
0x18030000–	USB Registers	
0x18040000–0x1804006C	GPIO Registers	<a href="#">page 116</a>
0x18050000–0x18050048	PLL Control Registers	<a href="#">page 124</a>
0x18060000–0x180600AC		<a href="#">page 131</a>
0x18070000–0x18070010		<a href="#">page 138</a>
0x18080000–0x1808305C		<a href="#">page 140</a>
0x180A0000–0x180A006C		<a href="#">page 174</a>
0x180A9000–0x180A9024		<a href="#">page 184</a>
0x180B0000–0x180B0018		<a href="#">page 188</a>
0x18100008–0x18100104		<a href="#">page 192</a>
0x18100800–0x18100A44		<a href="#">page 208</a>
0x18101000–0x18101F04		<a href="#">page 215</a>
0x18104000–0x1810409C		<a href="#">page 220</a>
0x18107000–0x18107058		<a href="#">page 228</a>
0x18108000–0x1810E000		<a href="#">page 234</a>
0x18400000–0x18400054		<a href="#">page 268</a>
0x18500000–0x18500010		<a href="#">page 275</a>
0x19000000–0x190001D8 0x1A000000–0x1A0001D8		<a href="#">page 279</a>
0x1B000100–0x1B00017C		<a href="#">page 334</a>
0x1FFF0000–0x1FFF0018		<a href="#">page 363</a>
0x0000–0x00FC 0x0100–0x0124	Ethernet Switch Registers	<a href="#">page 366</a>

## 8.1 DDR Registers

Table 8-1 summarizes the DDR registers for the AR9341.

Table 8-2. DDR Registers Summary

Address	Name	Description	Page
0x18000000	DDR_CONFIG	DDR DRAM Configuration	<a href="#">page 103</a>
0x18000004	DDR_CONFIG2	DDR DRAM Configuration 2	<a href="#">page 103</a>
0x18000008	DDR_MODE_REGISTER	DDR Mode Value	<a href="#">page 103</a>
0x1800000C	DDR_EXTENDED_MODE_REGISTER	DDR Extended Mode Value	<a href="#">page 104</a>
0x18000010	DDR_CONTROL	DDR Control	<a href="#">page 104</a>
0x18000014		DDR Refresh Control and Configuration	<a href="#">page 104</a>
0x18000018	DDR_RD_DATA_THIS_CYCLE	DDR Read Data Capture Bit Mask	<a href="#">page 104</a>
0x1800001C			<a href="#">page 105</a>
0x18000020			<a href="#">page 105</a>
0x18000024			<a href="#">page 105</a>
0x18000028			<a href="#">page 106</a>
0x1800009C	DDR_WB_FLUSH_GMAC0	GMAC0 Interface Write Buffer Flush	<a href="#">page 106</a>
0x180000A0	DDR_WB_FLUSH_GMAC1	GMAC1 Interface Write Buffer Flush	<a href="#">page 106</a>
0x180000A4			<a href="#">page 106</a>
0x180000AC	DDR_WB_FLUSH_WMAC	WMAC Interface Write Buffer Flush	<a href="#">page 107</a>
0x180000B0			<a href="#">page 107</a>
0x180000B4			<a href="#">page 107</a>
0x180000B8			<a href="#">page 108</a>
0x180000BC			<a href="#">page 108</a>
0x180000C0			<a href="#">page 108</a>
0x180000CC	AHB_MASTER_TIMEOUT_MAX		<a href="#">page 108</a>
0x180000D0	AHB_MASTER_TIMEOUT_CURNT	AHB Timeout Current Count	<a href="#">page 109</a>
0x180000D4	AHB_MASTER_TIMEOUT_SLAVE_ADDR	Timeout Slave Address	<a href="#">page 109</a>
0x18000108	DDR_CTL_CONFIG	DDR Control Configuration	<a href="#">page 109</a>
0x18000110	DDR_SF_CTL	DDR Self Refresh	<a href="#">page 110</a>
0x18000114	SF_TIMER	DDR Self Refresh Timer	<a href="#">page 110</a>
0x18000128	WMAC_FLUSH	WMAC Flush	<a href="#">page 110</a>



### 8.1.1 DDR DRAM Configuration (DDR\_CONFIG)

Address: 0x18000000

Access: Read/Write

Reset: See field description

This register is used to configure the DDR DRAM parameters.

Bit	Bit Name	Reset	Description
31	CAS_LATENCY_MSB	0x0	DRAM CAS latency parameter MSB rounded up in memory core clock cycles
30	RES	0x1	Reserved
29:27	CAS_LATENCY	0x6	DRAM CAS latency parameter (first 3 bits) rounded up in memory core clock cycles. CAS_LATENCY is used by the hardware to estimate the internal DDR clock latency of a read. It should be greater than or equal to GATE_OPEN_LATENCY as specified in the DDR_CONFIG2 register. The value of this register should be memory cas_latency * 2 or
26:23	TMRD	0xF	DRAM tMRD parameter rounded up in memory core clock cycles
22:17	TRFC	0x1F	DRAM tRFC parameter rounded up in memory core clock cycles
16:13	TRRD	0x4	DRAM tRRD parameter rounded up in memory core clock cycles
12:9	TRP	0x6	DRAM tRP parameter rounded up in memory core clock cycles
8:5	TRCD	0x6	DRAM tRCD parameter rounded up in memory core clock cycles
4:0	TRAS	0x10	DRAM tRAS parameter rounded up in memory core clock cycles

### 8.1.2 DDR DRAM Configuration 2 (DDR\_CONFIG2)

Address: 0x18000004

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:30			
29:26	GATE_OPEN_LATENCY	0x6	DRAM gate open latency parameter rounded up in memory
25:21		0xE	DRAM tWTR parameter rounded up in memory core clock cycles
20:17		0x8	DRAM read to precharge parameter rounded up in memory core clock cycles. The normal value is two clock cycles.
16:12		0x10	DRAM tRTW parameter rounded up in memory core clock cycles. The value should be calculated as CAS LATENCY + BURST LENGTH + BUS TURN AROUND TIME.
11:8	TWR	0x6	DRAM tWR parameter rounded up in memory core clock cycles
7	CKE	0x1	DRAM CKE bit
6:0	RES	0x28	Reserved

### 8.1.3 DDR Mode Value (DDR\_MODE\_REGISTER)

Address: 0x18000008

Access: Read/Write

Reset: See field description

This register is used to set the DDR mode register value.

Bit	Bit Name	Reset	Description
31:13	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
12:0	VALUE	0x133	Mode register value. Reset to CAS 3, BL=8, sequential, DLL reset off.

**8.1.4 DDR Extended Mode (DDR\_EXTENDED\_MODE\_REGISTER)**

Address: 0x1800000C

Access: Read/Write

Reset: See field description

This register is used to set the extended DDR mode register value.

Bit	Bit Name	Reset	Description
31:13	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
12:0	VALUE	0x2	Extended mode register value. Reset to weak driver, DLL on.

**8.1.5 DDR Control (DDR\_CONTROL)**

Address: 0x18000010

Access: Read/Write

Reset: 0x0

This register is used to force update cycles in

Bit	Bit Name	Description
31:6	RES	Reserved
5	EMR3S	Forces an EMR3 update cycle
4	EMR2S	Forces an EMR2 update cycle
3	PREA	Forces a PRECHARGE ALL cycle
2	REF	Forces an AUTO REFRESH cycle
1	EMRS	Forces an EMRS update cycle
0	MRS	Forces an MRS update cycle

**8.1.6 DDR Refresh Control and Configuration (DDR\_REFRESH)**

Address: 0x18000014

Access: Read/Write

Reset: See field description

This register is used to configure the settings to

Bit	Bit Name	Reset	Description
31:15	RES	0x0	Reserved
14	ENABLE	0x0	Setting this bit to one will enable a DDR refresh
13:0	PERIOD	0x12C	Sets the refresh period intervals with respect to the ref clock (25 MHz/40 MHz)

**8.1.7 DDR Read Data Capture Bit Mask (DDR\_RD\_DATA\_THIS\_CYCLE)**

Address: 0x18000018

Access: Read/Write

Reset: See field description

This register is used to set the parameters to read the DDR and capture bit masks.

Bit	Bit Name	Reset	Description
31:0	VEC	0xFF	DDR read and capture bit mask. Each bit represents a cycle of valid data. Set to 0xFFFF for 16-bit DDR memory systems. Set to 0xFFFF_FFFF for SDRAM x16 mode.

### 8.1.8 DQS Delay Tap Control for Byte 0 (TAP\_CONTROL\_0)

Address: 0x1800001C

Access: Read/Write

Reset: See field description

This register is used along with DQ Lane 0, DQ[7:0], DQS\_0.

Bit	Bit Name	Reset	Description
31:17	RES	0x0	Reserved
16	TAP_H_BYPASS	0x0	Set to 1 to bypass the higher 4-level coarse delay line
15:10	RES	0x0	Reserved
9:8	TAP_H	0x0	Tap setting for higher 4-level coarse delay line
7:5	RES	0x0	Reserved
4:0	TAP_L	0x5	Tap setting for lower 4-level coarse delay line

### 8.1.9 DQS Delay Tap Control for Byte 1 (TAP\_CONTROL\_1)

Address: 0x18000020

Access: Read/Write

Reset: See field description

This register is used along with DQ Lane 1,

Bit	Bit Name	Reset	Description
31:17	RES		
16	TAP_H_BYPASS	0x0	Set to 1 to bypass the higher 32-level delay chain
15:10	RES		
9:8	TAP_H	0x5	Tap setting for higher 4-level coarse delay line
7:5			
4:0	TAP_L	0x5	Tap setting for lower 32-level delay chain

### 8.1.10 DQS Delay Tap Control for Byte 2 (TAP\_CONTROL\_2)

Address: 0x18000024

Access: Read/Write

Reset: See field description

This register is used along with DQ Lane 2,

Bit	Bit Name	Reset	Description
31:17	RES	0x0	Reserved
16	TAP_H_BYPASS	0x0	Set to 1 to bypass the higher 4-level coarse delay line
15:10	RES	0x0	Reserved
9:8	TAP_H	0x5	Tap setting for higher 4-level coarse delay line
7:5	RES	0x0	Reserved
4:0	TAP_L	0x5	Tap setting for lower 4-level coarse delay line

**8.1.11 DQS Delay Tap Control for Byte 3 (TAP\_CONTROL\_3)**

Address: 0x18000028

Access: Read/Write

Reset: See field description

This register is used along with DQ Lane 3, DQ[31:24], DQS\_3.

Bit	Bit Name	Reset	Description
31:17	RES	0x0	Reserved
16	TAP_H_BYPASS	0x0	Set to 1 to bypass the higher 4-level coarse delay line
15:10	RES	0x0	Reserved
9:8	TAP_H	0x5	Tap setting for higher 4-level coarse delay line
7:5	RES	0x0	Reserved
4:0	TAP_L	0x5	Tap setting for lower 4-level coarse delay line

**8.1.12 GMAC0 Interface Write Buffer Flush (DDR\_WB\_FLUSH\_GMAC0)**

Address: 0x1800009C

Access: Read/Write

Reset: 0x0

This register is used to flush the write buffer for

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	FLUSH	Set this bit to 1 to flush the write buffer for the GMAC0 interface. This bit will reset to

**8.1.13 GMAC1 Interface Write Buffer Flush (DDR\_WB\_FLUSH\_GMAC1)**

Address: 0x180000A0

Access: Read/Write

Reset: 0x0

This register is used to flush the write buffer for

Bit	Bit Name	Type	Reset	Description
31:1	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	FLUSH	RW	0x0	Set this bit to 1 to flush the write buffer for the GMAC1 interface.

**8.1.14 USB Interface Write Buffer Flush (DDR\_WB\_FLUSH\_USB)**

Address: 0x180000A4

Access: Read/Write

Reset: 0x0

This register is used to flush the write buffer for the USB interface.

Bit	Bit Name	Type	Reset	Description
31:1	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	FLUSH	RW	0x0	Set this bit to 1 to flush the write buffer for the USB interface. This bit will reset to 0 when the flush is complete.

**8.1.15 WMAC Interface Write Buffer Flush (DDR\_WB\_FLUSH\_WMAC)**

Address: 0x180000AC

Access: Read/Write

Reset: 0x0

This register is used to flush the write buffer for the WMAC interface.

Bit	Bit Name	Type	Reset	Description
31:1	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	FLUSH	RW	0x0	Set this bit to 1 to flush the write buffer for the WMAC interface. This bit will reset to 0 when the flush is complete.

**8.1.16 SRC1 Interface Write Buffer Flush (DDR\_WB\_FLUSH\_SRC1)**

Address: 0x180000B0

Access: Read/Write

Reset: 0x0

This register is used to flush the write buffer for the SRC1 interface.

Bit	Bit Name	Type	Reset	Description
31:1	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	FLUSH	RW	0x0	Set this bit to 1 to flush the write buffer for the SRC1 interface. This bit will reset to 0 when the flush is complete.

**8.1.17 SRC2 Interface Write Buffer Flush (DDR\_WB\_FLUSH\_SRC2)**

Address: 0x180000B4

Access: Read/Write

Reset: 0x0

This register is used to flush the write buffer for the SRC2 (checksum engine) interface.

Bit	Bit Name	Type	Reset	Description
31:1	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	FLUSH	RW	0x0	Set this bit to 1 to flush the write buffer for the SRC2 interface. This bit will reset to 0 when the flush is complete.

**8.1.18 DDR2 Configuration (DDR\_DDR2\_CONFIG)**

Address: 0x180000B8

Access: Read/Write

Reset: 0x0858

Bit	Bit Name	Type	RW	Description
31:14	RES	RO	0x0	Reserved
13:10	DDR2_TWL	RW	0x1	Delays driving the data signals for writing commands with respect to command issue by TWL DDR clocks
9:8	RES	RO	0x0	Reserved
7:2	DDR2_TFAW	RW	0x16	tFAW parameter in core DDR_CLK cycles
1	RES	RW	0x0	Reserved
0	ENABLE_DDR2	RW	0x0	0 DDR1

**8.1.19 DDR EMR2 (DDR\_EMR2)**

Address: 0x180000BC

Access: Read/Write

Reset: 0x0

This register is used set the extended mode

Bit	Bit Name	Type	Reset	Description
31:13	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
12:0	VALUE	RW	0x0	Extended mode register 2 value, reset to weak driver, DLL on

**8.1.20 DDR EMR3 (DDR\_EMR3)**

Address: 0x180000C0

Access: Read/Write

Reset: 0x0

This register is used set the extended mode

Bit	Bit Name	Type	Reset	Description
31:13	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
12:0	VALUE	RW	0x0	Extended mode register 3 value, reset to weak driver, DLL on

**8.1.21 AHB Master Timeout Control (AHB\_MASTER\_TIMEOUT\_MAX)**

Address: 0x180000CC

Access: Read/Write

Reset: 0x0

This register specifies the maximum timeout value of the AHB master control.

Bit	Bit Name	Type	Reset	Description
31:20	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
19:0	VALUE	RW	0x8000	Maximum time out value

**8.1.22 AHB Timeout Current Count (AHB\_MASTER\_TIMEOUT\_CURNT)**

Address: 0x180000D0

Access: Read/Write

Reset: 0x0

This register specifies the current AHB timeout value.

Bit	Bit Name	Type	Reset	Description
31:20	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
19:0	VALUE	RO	0x0	Current time out value

**8.1.23 Timeout Slave Address (AHB\_MASTER\_TIMEOUT\_SLV\_ADDR)**

Address: 0x180000D4

Access: Read/Write

Reset: 0x0

This register specifies the maximum timeout value to access the slave address space.

Bit	Bit Name	Type	Reset	Description
31:0	ADDR	RO	0x0	Maximum time out value

**8.1.24 DDR Controller Configuration (DDR\_CTL\_CONFIG)**

Address: 0x18000108

Access: Read/Write

Reset: 0x0

This register specifies the control bits for the

Bit	Bit Name	Type	Reset	Description
31:30	SDRAM_TSEL	RW	0x1	Should not be modified.
29:21	CLIENT_ACTIVITY	RO	0x0	Indicates if there is currently any activity in each of the AHB/
20:7				
6	SEL_18	RW	0x0	Set to one for DDR2 configurations
5:2				
1	HALF_WIDTH	RW	0x1	Set to one for x16 DDR configurations
0	SDRAM_MODE_EN	RW	0x0	SDRAM mode enable

**8.1.25 DDR Self Refresh Control (DDR\_SF\_CTL)**

Address: 0x18000110

Access: Read/Write

Reset: 0x0

This register specifies the settings for the DDR self refresh mode.

Bit	Bit Name	Type	Reset	Description
31	EN_SELF_REFRESH	RW	0x0	Setting this bit will initiate entering self refresh mode. This bit can be cleared by S/W or H/W if the auto exit is enabled
30	EN_AUTO_SF_EXIT	RW	0x0	Setting this bit will initiate exiting self refresh mode upon request from any AHB/AXI master
29	CUR_SR_STATE	RO	0x0	Indicates if the DDR is currently in self refresh mode
28	CUR_CKE_STATE	RO	0x0	Indicates if the DDR CKE is high or low
27	EN_SF_CLK_GATING	RW	0x0	Setting this bit gates CK_P and CK_N during self refresh mode
26:25	CKE_GATE_DLY_SEL	RW	0x0	Determines the delay of the CKE assertion from CK_P and stops
24:21	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
20:18	NO_ACTIVITY_CNTR	RO	0x0	Indicates the duration on no activity in the AHB/AXI clients of
17:8	TXSRD	RW	0x1C2	Indicates XSND parameter of the memory in the number of
7:0	TXSNR	RW	0x3C	Indicates XSNR parameter of the memory in the number of

**8.1.26 Self Refresh Timer**

Address: 0x18000114

Access: Read/Write

Reset: 0x0

This register specifies the DDR refresh periods

Bit	Bit Name	Type	Reset	Description
31:16	RF_OUT_DPR_COUNT	RO	0x0	Indicates the number of DDR_REFRESH_PERIODs for which
15:0	IN_RF_DPR_COUNT	RO	0x0	Indicates the number of DDR_REFRESH_PERIODs for which

**8.1.27 WMAC Flush (WMAC\_FLUSH)**

Address: 0x18000128

Access: Read/Write

Reset: 0x0

This register specifies the settings for the WMAC Flush.

Bit	Bit Name	Type	Reset	Description
31:10	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
9	DONE	RW	0x0	Set to 1 by HW after the flush is completed and the adapter is ready. SW clears it back to 0.
8:1	DDR_CLK_CNTR	RW	0x28	Number of DDR clocks to count down after the last grant, ensuring all I/O reads are completed. The worst case value is for the SDRAM
0	FORCE	RW	0x0	Set to 1 by SW to start AXI flush. HW clears it back to 0



## 8.2 UART0 (Low-Speed) Registers

Table 8-3 summarizes the UART0 registers for the AR9341.

**Table 8-3. UART0 (Low-Speed) Registers Summary**

Address	Name	Description	Page
0x18020000	RBR	Receive Buffer	<a href="#">page 111</a>
0x18020000	THR	Transmit Holding	<a href="#">page 111</a>
0x18020000	DLL	Divisor Latch Low	<a href="#">page 112</a>
0x18020004	DLH	Divisor Latch High	<a href="#">page 112</a>
0x18020004	IER	Interrupt Enable	<a href="#">page 112</a>
0x18020008	IIR	Interrupt Identity	<a href="#">page 113</a>
0x18020008			<a href="#">page 113</a>
0x1802000C			<a href="#">page 114</a>
0x18020010			<a href="#">page 114</a>
0x18020014			<a href="#">page 115</a>
0x18020018			<a href="#">page 115</a>

### 8.2.1 Receive Buffer (RBR)

Address: 0x18020000

Access: Read-Only

Reset: 0x0

This read-only register contains the data byte received on the serial input port (SIN). The data in this register is only valid if the Data Ready (DR) bit in the Line Status Register (LSR) is set. In the non-FIFO mode (FIFO\_MODE = 0), the data in the RBR must be read before the next data arrives, otherwise it

will be overwritten, resulting in an overrun error. In FIFO mode (FIFO\_MODE = 1), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already residing in the FIFO is full and this register will be preserved but any incoming data will be lost. An overrun error

Bit	Bit Name	Description
31:8	RES	Reserved. Must be written with zero. Contains zeros when read.
7:0	RBR	The receive buffer register value

### 8.2.2 Transmit Holding (THR)

Address: 0x18020000

Access: Write-Only

Reset: 0x0

This write-only register contains data to be transmitted on the serial port (SOUT). Data can be written to the THR any time the THR Empty (THRE) bit of the Line Status Register is set. If FIFOs are not enabled and the THRE is set,

writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled and the THRE is set, up to sixteen characters of data may be written to the THR before the FIFO is full. Attempting to write data when the FIFO is full results in the write data being lost.

Bit	Bit Name	Description
31:8	RES	Reserved. Must be written with zero. Contains zeros when read.
7:0	THR	The transmit buffer value

### 8.2.3 Divisor Latch Low (DLL)

Address: 0x18020000

Access: Read/Write

Reset: 0x0

This register, in conjunction with the “[Divisor Latch High \(DLH\)](#)” register forms a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART0. It is

accessed by first setting the DLAB bit (bit [7]) in the “[Line Control \(LCR\)](#)” register. The output baud rate is equal to the input clock frequency divided by sixteen times (\*16) the value of the baud rate divisor:

$$\text{baud} = (\text{clock freq}) / (16 * \text{divisor})$$

Bit	Bit Name	Type	Reset	Description
31:8	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
7:0	DLL	RW	0x0	Divisor latch low

### 8.2.4 Divisor Latch High (DLH)

Address: 0x18020004

Access: Read/Write

Reset: 0x0

This register, in conjunction with the “[Divisor Latch Low \(DLL\)](#)” register forms a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART0. It is

accessed by first setting the DLAB bit (bit [7]) in the “[Line Control \(LCR\)](#)” register. The output baud rate is equal to the input clock frequency divided by sixteen times (\*16) the

$$\text{baud} = (\text{clock freq}) / (16 * \text{divisor})$$

Bit	Bit Name	Description
31:8	RES	Reserved. Must be written with zero. Contains zeros when read.
7:0	DLH	Divisor latch high

### 8.2.5 Interrupt Enable (IER)

Address: 0x18020004

Access: Read/Write

Reset: 0x0

This register contains four bits that enable the

Bit	Bit Name	Description
31:4	RES	Reserved. Must be written with zero. Contains zeros when read.
3	EDDSI	Enable modem status interrupt
2	ELSI	Enable receiver line status interrupt
1	ETBEI	Enable register empty interrupt
0	ERBFI	Enable received data available interrupt

### 8.2.6 Interrupt Identity (IIR)

Address: 0x18020008

Access: Read-Only

Reset: 0x0

This register identifies the source of an interrupt. The two upper bits of the register are FIFO-enabled bits.

Bit	Bit Name	Description
31:8	RES	Reserved
7:6	FIFO_STATUS	FIFO enable status bits
		00 FIFO disabled
		11 FIFO enabled
5:4	RES	Reserved. Must be written with zero. Contains zeros when read.
3:0	IID	Used to identify the source of the interrupt

### 8.2.7 FIFO Control (FCR)

Address: 0x18020008

Access: Write-Only

Reset: 0x0

This register sets the parameters for FIFO control. This register will also return current time values.

If FIFO mode is 0, this register has no effect. If FIFO mode is 1, this register will control the read and write data FIFO operation and the mode of operation for the DMA signals

If FIFO mode is enabled (FIFO mode = 1 and bit [0] is set to 1), bit [3], bit [6], and bit [7] are

Bit	Bit Name	Description
31:8		
7:6	RCVR_TRIG	Sets the trigger level in the receiver FIFO for both the RXRDY_N signal and the Enable received data available interrupt (ERBFI)
		00 1 byte in FIFO
		01 4 bytes in FIFO
		10 8 bytes in FIFO
		11 14 bytes in FIFO
5:4	RES	Reserved
3	DMA_MODE	This bit determines the DMA signalling mode for TXRDY_N and RXRDY_N output signals
2	XMIT_FIFO_RST	Writing this bit resets and flushes data in the transmit FIFO
1	RCVR_FIFO_RST	Writing this bit resets and flushes data in the receive FIFO
0	FIFO_EN	Setting this bit enables the transmit and receive FIFOs. The FIFOs are also reset any time this bit changes its value.

**8.2.8 Line Control (LCR)**

Address: 0x1802000C

Access: Read/Write

Reset: 0x0

This register controls the format of the data that is transmitted and received by the UART0 controller.

Bit	Bit Name	Description
31:8	RES	Reserved
7	DLAB	The divisor latch address bit. Setting this bit enables reading and writing of the “ <a href="#">Divisor Latch Low (DLL)</a> ” and “ <a href="#">Divisor Latch High (DLH)</a> ” registers to set the baud rate of the UART0. This bit must be cleared after the initial baud rate setup in order to access the other registers.
6	BREAK	Setting this bit sends a break signal by holding the SOUT line low (when not in loopback mode, as determined by “ <a href="#">Modem Control (MCR)</a> ” register bit [4]), until the BREAK bit is cleared. When in loopback mode, the break condition is internally
5	RES	Reserved
4	EPS	Used to set the even/odd parity. If parity is enabled, this bit selects between even and odd parity. If this bit is a logic 1, an even number of logic 1s are transmitted or checked. If this bit is a logic 0, an odd number of logic 1s are transmitted or checked.
3	PEN	Used to enable parity when set
2	STOP	Used to control the number of stop bits transmitted. If this bit is a logic 0, one-stop bit is transmitted in the serial data. If this bit is a logic 1 and the data bits are set to 5, herwise, two stop bits are generated and
1:0	CLS	Used to control the number of bits per character

**8.2.9 Modem Control (MCR)**

Address: 0x18020010

Access: Read/Write

Reset: See field description

This register controls the interface with the

Bit	Bit Name	Reset	Description
31:6	RES	0x0	Reserved
5	LOOPBACK	0x1	When set, the data on the SOUT line is held HIGH, while the serial data output is looped back to the SIN line, internally. In this mode, all the interrupts are fully functional. This feature is also used for diagnostic purposes. The modem control inputs (DSR_L, CTS_L, RI_L, DCD_L) are disconnected and the four modem control outputs (DTR_L, RTS_L, OUT1_L, OUT1_L) are looped back to the inputs, internally.
4	RES	0x0	Reserved
3	OUT2	0x1	Used to drive the UART0 output UART0_OUT2_L
2	OUT1	0x1	Used to drive the UART0 output UART0_OUT1_L
1	RTS	0x1	Used to drive the UART0 output RTS_L
0	DTR	0x1	Used to drive the UART0 output DTR_L. Not supported.

### 8.2.10 Line Status (LSR)

Address: 0x18020014

Access: Read/Write

Reset: 0x0

This register contains the status of the receiver and transmitter data transfers. This status may be read by the user at any time.

Bit	Bit Name	Description
31:8	RES	Reserved
7	FERR	The error in receiver FIFO bit. This bit is only active when the FIFOs are enabled. This bit is set when there is at least one parity error, framing error or break in the FIFO. This bit is cleared when the LSR is read AND the character with the error is at the top of the receiver FIFO AND there are no subsequent errors in the FIFO.
6	TEMT	The transmitter empty bit. This bit is set in FIFO mode whenever the Transmitter Shift Register and the FIFO are both empty. In non-FIFO mode, this bit is set whenever the Transmitter Holding Register and the Transmitter Shift Register are both empty.
5	THRE	The transmitter holding register empty bit. When set, indicates the UART0 controller can accept a new character for transmission. This bit is set whenever data is transferred from the THR to the transmit shift register and no new data has been written to the THR. This also causes a
4	BI	The break interrupt bit. This bit is set whenever the serial input (SIN) is held in a logic zero state for longer than the sum of (start time + data bits + parity + stop bits). A break condition on SIN causes one, and only one character, consisting of all zeros which will be received by the UART0. In FIFO mode, the character associated with the break condition is carried through FIFO and revealed when the character reaches the top of FIFO. Reading the LSR clears the BI bit. In non-FIFO mode, the BI direction occurs immediately and continues until the LSR has been read.
3	FE	The framing error bit. This bit is set whenever there is a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data. In FIFO mode, the framing error associated with the character received will come to the top of FIFO so it can be noticed. The OE, PE and FE bits are reset when a read of the LSR is performed.
2	PE	The parity error bit. This bit is set whenever there is a parity bit error in the receiver if the Parity Enable (PEN) bit in the LCR is set. In FIFO mode, the parity error associated with the character
1	OE	The overrun error bit. When set, indicates an overrun error occurred because a new data character was received before the previous data was read. In non-FIFO mode, it is set when a new character arrives in the receiver before the previous character has been read from the RBR. In FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives in the receiver. The data in FIFO is retained and the data in the receive shift register is lost.
0	DR	The data ready bit. When set, indicates that the receiver contains at least one character in the RBR or the receiver FIFO. This bit is cleared when the RBR is read in the non-FIFO mode, or

### 8.2.11 Modem Status (MSR)

Address: 0x18020018

Access: Read/Write

Reset: 0x0

This register contains the current status of the modem control input lines and notes whether they have changed.

Bit	Bit Name	Description
31:8	RES	Reserved
7	DCD	Contains information on the current state of the modem control lines; complement of DCD_L
6	RI	Contains information on the current state of the modem control lines; complement of RI_L
5	DSR	Contains information on the current state of the modem control lines; complement of DSR_L
4	CTS	Contains information on the current state of the modem control lines; complement of CTS_L
3	DDCD	Notes whether modem control line DCD_L changed since the last time the CPU read the MSR
2	TERI	Indicates whether RI_L changed from an active low to inactive high since the last time MSR was read
1	DDSR	Notes whether DSR_L has changed since the last time the CPU read the MSR
0	DCTS	Notes whether CTS_L has changed since the last time the CPU read the MSR

### 8.3 GPIO Registers

Table 8-4 summarizes the GPIO registers for the AR9341.

**Table 8-4. General Purpose I/O (GPIO) Registers Summary**

Address	Name	Description	Page
0x18040000	GPIO_OE	GPIO Output Enable	<a href="#">page 117</a>
0x18040004	GPIO_IN	GPIO Input Value	<a href="#">page 117</a>
0x18040008	GPIO_OUT	GPIO Output Value	<a href="#">page 117</a>
0x1804000C	GPIO_SET	GPIO Per Bit Set	<a href="#">page 117</a>
0x18040010	GPIO_CLEAR	GPIO Per Bit Clear	<a href="#">page 118</a>
0x18040014			<a href="#">page 118</a>
0x18040018	GPIO_INT_TYPE		<a href="#">page 118</a>
0x1804001C	GPIO_INT_POLARITY		<a href="#">page 118</a>
0x18040020	GPIO_INT_PENDING		<a href="#">page 119</a>
0x18040024	GPIO_INT_MASK		<a href="#">page 119</a>
0x18040028	GPIO_IN_ETH_SWITCH_LED	GPIO Ethernet LED Routing Select	<a href="#">page 119</a>
0x1804002C	GPIO_OUT_FUNCTION0	GPIO pins 0, 1, 2, 3 Output Multiplexing	<a href="#">page 120</a>
0x18040030	GPIO_OUT_FUNCTION1	GPIO pins 4, 5, 6, 7 Output Multiplexing	<a href="#">page 120</a>
0x18040034	GPIO_OUT_FUNCTION2	GPIO pins 8, 9, 10, 11 Output Multiplexing	<a href="#">page 121</a>
0x18040038	GPIO_OUT_FUNCTION3	GPIO pins 12, 13, 14, 15 Output Multiplexing	<a href="#">page 121</a>
0x1804003C	GPIO_OUT_FUNCTION4	GPIO pins 16, 17, 18, 19 Output Multiplexing	<a href="#">page 121</a>
0x18040044	GPIO_IN_ENABLE0	UART0_SIN and SPI_DATA_IN Multiplexing	<a href="#">page 122</a>
0x18040048	GPIO_IN_ENABLE1		<a href="#">page 122</a>
0x18040054	GPIO_IN_ENABLE4		<a href="#">page 122</a>
0x18040068	GPIO_IN_ENABLE9		<a href="#">page 123</a>
0x1804006C	GPIO_FUNCTION		<a href="#">page 123</a>

### 8.3.1 GPIO Output Enable (GPIO\_OE)

Address: 0x18040000

Access: Read/Write

Reset: 0x3F30B

Bit	Bit Name	Description
31:23	RES	Reserved
22:0	OE	Per bit output enable, where bit [22] sets GPIO22, bit [21] sets GPIO21, bit [20] sets GPIO20, and so on.
		0    The bit is used as output
		1    Enables the bit as input

### 8.3.2 GPIO Input Value (GPIO\_IN)

Address: 0x18040004

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
31:23		
22:0		Current values of each of the GPIO pins, where bit[22] sets GPIO22, bit [21]

### 8.3.3 GPIO Output Value (GPIO\_OUT)

Address: 0x18040008

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
31:23		
22:0	OUT	Driver output value. If the corresponding bit in the GPIO_OE register is set to 0, the GPIO pin will drive the value in the corresponding bit of this register.

### 8.3.4 GPIO Per Bit Set (GPIO\_SET)

Address: 0x1804000C

Access: Write-Only

Reset: 0x0

Bit	Bit Name	Description
31:23	RES	Reserved
22:0	SET	On a write, any bit that is set causes the corresponding GPIO bit to be set; any bit that is not set will have no effect.

**8.3.5 GPIO Per Bit Clear (GPIO\_CLEAR)**

Address: 0x18040010

Access: Write-Only

Reset: 0x0

Bit	Bit Name	Description
31:23	RES	Reserved
22:0	CLEAR	On a write, any bit that is set causes the corresponding GPIO bit to be cleared; any bit that is not set will have no effect.

**8.3.6 GPIO Interrupt Enable (GPIO\_INT)**

Address: 0x18040014

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:23	RES	
22:0	INT	Each bit that is set is considered an interrupt OR'd into the GPIO interrupt

**8.3.7 GPIO Interrupt Type (GPIO\_INT\_TYPE)**

Address: 0x18040018

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:23	RES	
22:0	TYPE	Interrupt type

**8.3.8 GPIO Interrupt Polarity (GPIO\_INT\_POLARITY)**

Address: 0x1804001C

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:23	RES	Reserved
22:0	POLARITY	Interrupt polarity
		0 Indicates that the interrupt is active low (level) or falling edge (edge)
		1 Indicates that the interrupt is active high (level) or rising edge (edge)



### 8.3.9 GPIO Interrupt Pending (GPIO\_INT\_PENDING)

Address: 0x18040020

Access: Read/Write (See field description)

Reset: 0x0

Bit	Bit Name	Description
31:23	RES	Reserved
22:0	PENDING	For each bit, indicates that an interrupt is currently pending for the particular GPIO; for edge-sensitive interrupts, this register is read-with-clear.

### 8.3.10 GPIO Interrupt Mask (GPIO\_INT\_MASK)

Address: 0x18040024

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:23		
22:0		For each bit that is set, the corresponding interrupt in the register “GPIO” is passed on to the central

### 8.3.11 GPIO Ethernet LED Routing Select (GPIO\_IN\_ETH\_SWITCH\_LED)

Address: 0x18040028

Access: Read-Only

Reset: 0x0

Selects routing of the signal indication groups to the LED signals: activity, collision, link, or

Bit	Bit Name	Description
31:20		
19:15		_O and LED_LINK10n_O
14:10		
9:5		
4:0		

**NOTE:** The GPIO\_OUT\_FUNCTION[5:0] registers, along with the “GPIO Output Enable (GPIO\_OE)” register, determine which internal signal is driven to the GPIO pins. Each 32-bit GPIO\_OUT\_FUNCTION<sub>x</sub> register has select values for four GPIO pins (8 bits each). Each signal to output through the GPIO pin has a select value programmed in the particular GPIO field through which it is output (see Table 2-9, “Default GPIO Signals,” on page 40).

These defaults are the default signal settings on the GPIO pin. On reset, GPIO[17:0] are configured with these default settings.

Apart from JTAG, all signals can use any GPIO and can use GPIO[3:0] by setting the DISABLE\_JTAG bit to 1 in the “GPIO Function (GPIO\_FUNCTION)” register. A value of zero in these fields selects the signal from the “GPIO Output Value (GPIO\_OUT)” register.

### 8.3.12 GPIO Function 0 (GPIO\_OUT\_FUNCTION0)

Address: 0x1804002C

Access: Read/Write

Reset: 0x0

Note that JTAG pins are available only in

Bit	Bit Name	GPIO		
31:24	ENABLE_GPIO_3	GPIO3	TMS	Selected programmed value is available in GPIO3
23:16	ENABLE_GPIO_2	GPIO2	TDO	Selected programmed value is available in GPIO2
15:8	ENABLE_GPIO_1	GPIO1	TDI	Selected programmed value is available in GPIO1
7:0	ENABLE_GPIO_0	GPIO0	TCK	Selected programmed value is available in GPIO0

### 8.3.13 GPIO Function 1 (GPIO\_OUT\_FUNCTION1)

Address: 0x18040030

Access: Read/Write

Reset: 0x0

Bit	Bit Name	GPIO		
31:24	ENABLE_GPIO_7	GPIO7	SPI_MOSI	Selected programmed value is available in GPIO7
23:16	ENABLE_GPIO_6	GPIO6	SPI_CLK	Selected programmed value is available in GPIO6
15:8	ENABLE_GPIO_5	GPIO5	SPI_CS0	Selected programmed value is available in GPIO5
7:0	ENABLE_GPIO_4	GPIO4	CLK_OBS4 <sup>[1]</sup>	Selected programmed value is available in GPIO4

[1]See Table 8.3.21, “GPIO Function (GPIO\_FUNCTION),” on page 123 for clock signals that can be observed through GPIO pins.

**8.3.14 GPIO Function 2 (GPIO\_OUT\_FUNCTION2)**

Address: 0x18040034

MUX values for GPIO[11:8].

Access: Read/Write

Reset: 0x0

Bit	Bit Name	GPIO	Default Function	Description
31:24	ENABLE_GPIO_11	GPIO11	Reserved	Selected programmed value is available in GPIO11
23:16	ENABLE_GPIO_10	GPIO10	UART0_SOUT	Selected programmed value is available in GPIO10
15:8	ENABLE_GPIO_9	GPIO9	UART0_SIN	Selected programmed value is available in GPIO9
7:0	ENABLE_GPIO_8	GPIO8	SPI_MISO	Selected programmed value is available in GPIO8

**8.3.15 GPIO Function 3 (GPIO\_OUT\_FUNCTION3)**

Address: 0x18040038

MUX values for GPIO[15:12].

Access: Read/Write

Reset: 0x0

Bit	Bit Name	GPIO		
31:24	ENABLE_GPIO_15	GPIO15	Reserved	Selected programmed value is available in GPIO15
23:16	ENABLE_GPIO_14	GPIO14	Reserved	Selected programmed value is available in GPIO14
15:8	ENABLE_GPIO_13	GPIO13	Reserved	Selected programmed value is available in GPIO13
7:0	ENABLE_GPIO_12	GPIO12	Reserved	Selected programmed value is available in GPIO12

**8.3.16 GPIO Function 4 (GPIO\_OUT\_FUNCTION4)**

Address: 0x1804003C

MUX values for GPIO[19:16].

Access: Read/Write

Reset: 0x0

Bit	Bit Name	GPIO		
31:24	ENABLE_GPIO_19	GPIO19	—	Selected programmed value is available in GPIO19
23:16	ENABLE_GPIO_18	GPIO18	—	Selected programmed value is available in GPIO18
15:8	ENABLE_GPIO_17	GPIO17	Reserved	Selected programmed value is available in GPIO17
7:0	ENABLE_GPIO_16	GPIO16	Reserved	Selected programmed value is available in GPIO16

**NOTE:** The GPIO\_IN\_ENABLE[9:0] registers, along with the “GPIO Output Enable (GPIO\_OE)” register, drive internal logic. The registers indicate through which GPIO pins the particular input signal is available. Program the GPIO pin number through which these signals are input.

See Table 2-11, “GPIO Input Select Values,” on page 43.

**NOTE:** Apart from JTAG, all signals listed in Table 2-11 can use any GPIO. GPIO[3:0] can be used by setting the DISABLE\_JTAG bit to 1 in the “GPIO Function (GPIO\_FUNCTION)” register.

### 8.3.17 GPIO In Signals 0 (GPIO\_IN\_ENABLE0)

Address: 0x18040044

Access: Read/Write

Reset: See field description

Program the GPIO pin number through which these signals are input. Legal values for this register are 0–17 for GPIO0 to GPIO17.

Bit	Bit Name	Reset	Default GPIO	Description
31:16	RES	0x0	—	Reserved
15:8	UART0_SIN	0x9	GPIO9	Programmed value indicates the GPIO that inputs UART0_SIN
7:0	SPI_DATA_IN	0x8	GPIO8	Programmed value indicates the GPIO pin that inputs SPI_MISO

### 8.3.18 GPIO In Signals 1 (GPIO\_IN\_ENABLE1)

Address: 0x18040048

Access: Read/Write

Reset: 0x0

Program the GPIO pin number through which

Bit	Bit Name	Signal	Description
31:24	I2SEXT_MCLK	I2S_MCLK	Programmed value indicates the GPIO pin that inputs I2S_MCLK
23:16	I2SEXTCLK	I2S_CLK	Programmed value indicates the GPIO pin that inputs I2S_CLK
15:8	I2S0_MIC_SD	I2S_SD	Programmed value indicates the GPIO pin that inputs I2S_MIC_SD
7:0	I2S0_WS	I2S_WS	Programmed value indicates the GPIO pin that inputs I2S_WS

### 8.3.19 GPIO In Signals 4 (GPIO\_IN\_ENABLE4)

Address: 0x18040054

Access: Read/Write

Reset: 0x0

Program the GPIO pin number through which

Bit	Bit Name	Signal	Description
31:16	RES	—	Reserved
15:8	SLIC_PCM_FS_IN	_FS	Programmed value indicates the GPIO pin through which SLIC_PCM_FS is input. Note that the frame sync signal can be used as input or output
7:0	SLIC_DATA_IN	SLIC_DATA_IN	Programmed value indicates the GPIO pin through which SLIC_DATA_IN is input

**8.3.20 GPIO In Signals 9 (GPIO\_IN\_ENABLE9)**

Address: 0x18040068

Access: Read/Write

Reset: 0x0

Program the GPIO pin number through which these signals are input. UART1 is the high-speed UART.

Bit	Bit Name	Signal	Description
31:24	UART1_CTS	UART1_CTS	Programmed value indicates the GPIO pin that inputs UART1_CTS
23:16	UART1_RD	UART1_RD	Programmed value indicates the GPIO pin that inputs UART1_RD
15:8	RES	RES	Reserved
7:0	RES	RES	Reserved

**8.3.21 GPIO Function (GPIO\_FUNCTION)**

Address: 0x1804006C

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:10			
9	CLK_OBS7_ENABLE	0x0	Enables observation of audio PLL_CLK
8	CLK_OBS6_ENABLE	0x0	Enables observation of USB_CLK
7	CLK_OBS5_ENABLE	0x0	Enables observation of CPU_CLK/4
6	CLK_OBS4_ENABLE	0x1	Enables observation of AHB_CLK/2
5	CLK_OBS3_ENABLE	0x0	Enables observation of GMAC1_TX_CLK
4:3			
2	CLK_OBS0_ENABLE	0x0	Enables observation of 25 MHz GMAC0 MII clock
1	DISABLE_JTAG	0x0	Disable JTAG port functionality to enable GPIO functionality
0			

#### 8.4 PLL Control Registers

Table 8-5 summarizes the AR9341 PLL control registers.

Table 8-5. PLL Control Registers Summary

Address	Name	Description	Page
0x18050000	CPU_PLL_CONFIG	CPU PLL Configuration	<a href="#">page 125</a>
0x18050004	DDR_PLL_CONFIG	DDR PLL Configuration	<a href="#">page 125</a>
0x18050008	CPU_DDR_CLOCK_CONTROL	CPU DDR Clock Control	<a href="#">page 126</a>
0x18050024	SWITCH_CLOCK_CONTROL	Switch Clock Source Control	<a href="#">page 127</a>
0x18050030	AUDIO_PLL_CONFIG		<a href="#">page 128</a>
0x18050034	AUDIO_PLL_MODULATION		<a href="#">page 128</a>
0x18050038	AUDIO_PLL_MOD_STEP		<a href="#">page 129</a>
0x1805003C	CURRENT_AUDIO_PLL_		<a href="#">page 129</a>
0x18050044			<a href="#">page 130</a>
0x18050048			<a href="#">page 130</a>

### 8.4.1 CPU Phase Lock Loop Configuration (CPU\_PLL\_CONFIG)

Address: 0x18050000

Access: Read/Write

Reset: See field description

This register configures the CPU PLL.

$$\text{PLL Frequency} = \frac{\text{REFCLK FREQ}}{\text{REFDIV}} \times \left( \frac{\text{NFRAC}}{2^6} + \text{NINT} \right) \times \frac{1}{2^{\text{OUTDIV}}}$$

Bit	Bit Name	Type	Reset	Description
31	UPDATING	RO	0x1	This bit is set during the PLL update process. After the software configures CPU PLL, it takes about 32 $\mu$ sec for the update to be finished. Software may poll this bit to see if the update has completed.
				0 PLL update is complete
				1 PLL update is pending
30	PLLPWD	RW	0x1	Power down control for CPU PLL, write zero to this bit to power up the PLL
29:22	RES	RW	0x0	Reserved
21:19	OUTDIV	RW	0x0	Define the ratio between VCO output and PLL output.
18:17	RANGE	RW	0x3	Determines the VCO PLL frequency range of the CPU PLL:
				Reflects a PLL frequency range of (580-880) MHz/ $2^{(\text{OUTDIV})}$
				Reflects a PLL frequency range of (400-750) MHz/ $2^{(\text{OUTDIV})}$
16:12	REFDIV	RW	0x20	Reference clock divider
11:6	NINT	RW	0x0	The integer part of the DIV to CPU PLL
5:0	NFRAC	RO	0x0	"CPU PLL Dither Parameter"

### 8.4.2 DDR PLL Configuration (DDR\_PLL\_CONFIG)

Address: 0x18050004

Access: Read / Write

Reset: See field description

This register is used to configure the DDR PLL.

$$\left( \frac{\text{NFRAC}}{10} + \text{NINT} \right) \times \frac{1}{2^{\text{OUTDIV}}}$$

Bit	Bit Name	Type	Reset	Description
31	UPDATING	RO	0x1	This bit is set during the PLL update process. After the software configures CPU PLL, it takes about 32 $\mu$ sec for the update to be finished. Software may poll this bit to see if the update has completed.
30	PLLPWD	RW	0x1	Power up control for the PLL, write zero to this bit to power up the PLL.
29:26	RES	RW	0x0	Reserved
25:23	OUTDIV	RW	0x0	Define the ratio between VCO output and PLL output. OUTDIV > 4 is unsupported.
22:21	RANGE	RW	0x3	Determines the VCO PLL frequency range of the DDR PLL:
				0/2 Reflects a PLL frequency range of (580-880) MHz/ $2^{(\text{OUTDIV})}$
				1/3 Reflects a PLL frequency range of (400-750) MHz/ $2^{(\text{OUTDIV})}$
20:16	REFDIV	RW	0x2	Reference clock divider
15:10	NINT	RW	0x0	The integer part of the DIV to DDR PLL
9:0	NFRAC	RO	0x0	Reflects the current NFRAC. Use "DDR PLL Dither Parameter (DDR_PLL_DITHER)" on page 130 to set.

### 8.4.3 CPU DDR Clock Control (CPU\_DDR\_CLOCK\_CONTROL)

Address: 0x18050008

Access: Read / Write

Reset: See field description

This register is used to set the CPU and DDR clocks. Any field in this register can be dynamically modified.

Bit	Bit Name	Type	Reset	Description
31:25	RES	RW	0x0	Reserved
24	AHBCLK_FROM_DDRPLL	RW	0x1	AHB_CLK setting
				0 AHB_CLK is derived from the CPU_PLL
				1 AHB_CLK is derived from the DDR_PLL
23	CPU_RESET_EN_BP_DEASRT	RW	0x0	Enables reset to the CPU when the CPU_PLL bypass bit is reset
22	CPU_RESET_EN_BP_ASRT	RW	0x0	Enables reset to the CPU when the CPU_PLL bypass bit is set
21	DDRCLK_FROM_DDRPLL	RW	0x1	DDR_CLK setting. The DDR clock should be a 50% duty cycle clock
20	CPUCLK_FROM_CPUPLL			
19:15	AHB_POST_DIV	RW	0x0	Division of the AHB clock:
14:10	DDR_POST_DIV	RW	0x0	Division of the DDR PLL clock: <PLL frequency> / (DDR_POST_DIV+1) or <REFCLK frequency>
9:5	CPU_POST_DIV	RW	0x0	Division of the CPU PLL clock: <PLL frequency> / (CPU_POST_DIV+1) or <REFCLK frequency>
4	AHB_PLL_BYPASS			
3	DDR_PLL_BYPASS			
2	CPU_PLL_BYPASS			
1	RESET_SWITCH	RW	0x0	Reset during clock switch trigger
0	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.



#### 8.4.4 Switch Clock Source Control (SWITCH\_CLOCK\_CONTROL)

Address: 0x18050024

Access: Read / Write

Reset: See field description

This register controls the clock sources to the various blocks.

Bit	Bit Name	Type	Reset	Description
31:12	RES	RW	0x0	Reserved
11:8	USB_REFCLK_FREQ_SEL	RW	0x5	Used to select the REFCLK input of 40- or 25-MHz to the USB PLL
				2 25 MHz REFCLK
				5 40 MHz REFCLK
7	UART1_CLK_SEL	RW	0x0	Select the clock for UART1 operation
				0 REFCLK
6	MDIO_CLK_	RW	0x0	Selects the clock for the MDIO master operational clock
5	OEN_CLK125M_PLL	RW	0x1	Enable for the PLL CLK 125M from the Ethernet PHY. Active low.
4	EN_PLL_TOP	RW	0x1	Enable the Ethernet PHY PLL
3	EW_ENABLE	RW	0x0	Enable for the switch
2	SWITCHCLK_OFF			
1	RES	RW	0x0	Reserved
0	SWITCHCLK_SEL	RW	0x1	Used to select between the 40 MHz or 25 MHz REFCLK input to the

#### 8.4.5 Current Dither Logic Output (CURRENT\_PLL\_DITHER)

Address: 0x18050028

Access: Read / Write

Reset: See field description

This register sets the integer and fractional

Bit	Bit Name	Type	Reset	Description
31:21	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
20:15	INT	RW	0x0	The integer part of the divider
14	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
13:0	FRAC	RW	0x3FFF	The fractional part of the divider

#### 8.4.6 Audio PLL Configuration (AUDIO\_PLL\_CONFIG)

Address: 0x18050030

Access: Read / Write

Reset: See field description

This register configures the Audio Phase Lock Loop.

$$\text{PLL Frequency} = \frac{\text{REFCLK\_FREQ}}{\text{REFDIV}} \times \left( \frac{\text{DIV\_FRAC}}{2^{18}} + \text{DIV\_INT} \right) \times \frac{1}{2^{\text{POSTPLLDIV}}}$$

$$\text{MCLK Frequency} = \frac{\text{PLL Frequency}}{\text{EXT\_DIV}}$$

The frequency range is (400-750 MHz) /  $2^{\text{POSTPLLDIV}}$ . Use the “[Audio PLL Modulation Control \(AUDIO\\_PLL\\_MODULATION\)](#)” on [page 128](#) to set the DIV\_INT and DIV\_FRAC.

Bit	Bit Name	Type	Reset	Description
31:15	RES	RO	0x0	Reserved. Contains zeros when read.
14:12	EXT_DIV	RW	0x1	Digital divider to derive the MCLK from the PLL output.
11:10	RES	RO	0x0	Reserved. Contains zeros when read.
9:7	POSTPLLPWD	RW	0x1	Post power up control for the PLL.
6	RES	RO	0x0	Reserved. Contains zeros when read.
5	PLLPWD	RW	0x1	Write 0 to this bit to power up the PLL
4	BYPASS	RW	0x1	Enables bypassing of the audio PLL
3:0	REFDIV	RW	0x1	Reference clock divider

#### 8.4.7 Audio PLL Modulation Control (AUDIO\_PLL\_MODULATION)

Address: 0x18050034

Access: Read / Write

Reset: See field description

This register controls the jitter behavior of the

Bit	Bit Name	Type	Reset	Description
31:29	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
28:11	TGT_DIV_FRAC	RW	0x0	Target value of the DIV fractional part for Audio PLL
10:7	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
6:1	TGT_DIV_INT	RW	0x0	Target value of the integer part for Audio PLL
0	START	RW	0x0	Starts the audio modulation. If this bit is not set, then the DIV_INT and DIV_FRAC inputs to the PLL are TGT_DIV_INT and TGT_DIV_FRAC fields of this register. Otherwise, the PLL inputs receive the modulated values.

#### 8.4.8 Audio PLL Jitter Control (*AUDIO\_PLL\_MOD\_STEP*)

Address: 0x18050038

Controls the jitter behavior of the AUDIO PLL.

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:14	FRAC	RW	0x1	Fractional part of the divider step value
13:4	INT	RW	0x0	Unused
3:0	UPDATE_CNT	RW	0x0	Update frequency. 0 denotes an update every clock

#### 8.4.9 Current Audio Modulation Output (*CURRENT\_AUDIO\_PLL\_MODULATION*)

Address: 0x1805003C

Sets the current audio modulation logic output.

Access: Read-Only

Reset: See field description

Bit	Bit Name	Reset	Description
31:28	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
27:10	FRAC	0x1	The fractional part of the divider
9:7	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
6:1	INT	0x0	Integer part of the divider
0	RES	0x0	Reserved

**8.4.10 DDR PLL Dither Parameter (DDR\_PLL\_DITHER)**

Address: 0x18050044

Access: Read/Write

Reset: See field description

Controls the FRAC of the DDR\_PLL. Should be enabled only if the DDR\_CLK is from the DDR\_PLL.

Bit	Bit Name	Type	Reset	Description
31	DITHER_EN	RW	0x0	The step value which increments every refresh period
30:27	UPDATE_COUNT	RW	0x0	The number of refresh periods between two updates
26:20	NFRAC_STEP	RW	0x0	7-bit LSB step value which increments every refresh period
19:10	NFRAC_MIN	RW	0x0	The minimum NFRAC value
9:0	NFRAC_MAX	RW	0x0	The maximum NFRAC value

**8.4.11 CPU PLL Dither Parameter (CPU\_PLL\_DITHER)**

Address: 0x18050048

Access: Read/Write

Reset: 0x0

r the CPU PLL dither.

Bit	Bit Name	Description
31	DITHER_EN	The step value which increments every refresh period
30:24		Reserved. Must be written with zero. Contains zeros when read.
23:18	UPDATE_COUNT	The number of 512 CPU clocks between two updates in NFRAC
17:12	NFRAC_STEP	The step value increment
11:6	NFRAC_MIN	Minimum NFRAC value. If DITHER_EN is set to 0, the min would be used.
5:0	NFRAC_MAX	Maximum NFRAC value

## 8.5 Reset Registers

Table 8-6 summarizes the reset registers for the AR9341.

Table 8-6. Reset Registers Summary

Address	Name	Description	Page
0x18060000	RST_GENERAL_TIMER	General Purpose Timer	<a href="#">page 131</a>
0x18060004	RST_GENERAL_TIMER1_RELAOD	General Purpose Timer Reload	<a href="#">page 132</a>
0x18060008	RST_WATCHDOG_TIMER_CONTROL	Watchdog Timer Control	<a href="#">page 132</a>
0x1806000C	RST_WATCHDOG_TIMER	Watchdog Timer	<a href="#">page 132</a>
0x18060010	RST_MISC_INTERRUPT_STATUS	Misc Interrupt Status	<a href="#">page 133</a>
0x18060014	RST_MISC_INTERRUPT_MASK		<a href="#">page 134</a>
0x18060018	RST_GLOBAL_INTERRUPT_STATUS		<a href="#">page 134</a>
0x1806001C			<a href="#">page 135</a>
0x18060090			<a href="#">page 136</a>
0x18060094	RST_GENERAL_TIMER2		<a href="#">page 131</a>
0x18060098	RST_GENERAL_TIMER2_RELOAD	General Purpose Timer2 Reload	<a href="#">page 132</a>
0x1806009C	RST_GENERAL_TIMER3		<a href="#">page 131</a>
0x180600A0	RST_GENERAL_TIMER3_RELOAD	General Purpose Timer3 Reload	<a href="#">page 132</a>
0x180600A4	RST_GENERAL_TIMER4		<a href="#">page 131</a>
0x180600A8	RST_GENERAL_TIMER4_RELOAD	General Purpose Timer4 Reload	<a href="#">page 132</a>
0x180600AC	RST_WMAC_INTERRUPT_STATUS		<a href="#">page 136</a>
0x180600B0			<a href="#">page 137</a>
0x180600B8	SPARE_STKY_REG[0:0]		<a href="#">page 137</a>

### 8.5.1 General Purpose Timers (RST\_GENERAL\_TIMERx)

Timer1 Address: 0x18060000

Timer2 Address: 0x18060094

Timer3 Address: 0x1806009C

Timer4 Address: 0x180600A4

Access: Read/Write

Reset: 0x0

This timer counts down to zero, sets, interrupts, and then reloads from the register “General Purpose Timers Reload (RST\_GENERAL\_TIMER\_RELOADx)”. The timer operates with REF\_CLK as reference input.

This definition holds true for timer1, timer2, timer3, and timer4.

Bit	Bit Name	Description
31:0	TIMER	Timer value

### 8.5.2 General Purpose Timers Reload (RST\_GENERAL\_TIMER\_RELOADx)

Timer1 Reload Address: 0x18060004  
 Timer2 Reload Address: 0x18060098  
 Timer3 Reload Address: 0x180600A0  
 Timer4 Reload Address: 0x180600A8  
 Access: Read/Write  
 Reset: 0x0

This register contains the value that will be loaded into the register “General Purpose Timers (RST\_GENERAL\_TIMERx)” when it decrements to zero.

The timer operates with REF\_CLK as reference input.

This definition holds true for timer1, timer2, timer3, and timer4.

Bit	Bit Name	Description
31:0	RELOAD_VALUE	Timer reload value

### 8.5.3 Watchdog Timer Control (RST\_WATCHDOG\_TIMER\_CONTROL)

Address: 0x18060008  
 Access: See field description  
 Reset: 0x0

Sets the action to take when the watchdog timer reaches zero. The options are reset, non-maskable interrupt and general purpose

The timer operates with REF\_CLK as reference

Bit	Bit Name	Type	Description
31	LAST	RO	Indicates if the last reset was due to a watchdog timeout
30:2	RES	RO	Reserved. Must be written with zero. Contains zeros when read.
1:0	ACTION	RW	The action to be taken after the timer reaches zero

### 8.5.4 Watchdog Timer (RST\_WATCHDOG\_TIMER)

Address: 0x1806000C  
 Access: Read/Write  
 Reset: 0x0

Bit	Bit Name	Description
31:0	TIMER	Counts down to zero and stays at zero until the software sets this timer to another value. The timer operates with REF_CLK as reference input. These bits should be set to a non-zero value before updating the RST_WATCHDOG_TIMER_CONTROL register to a non-zero number.

### 8.5.5 Miscellaneous Interrupt Status (RST\_MISC\_INTERRUPT\_STATUS)

Address: 0x18060010  
Access: Read/Write-to-Clear  
Reset: 0x0

Sets the current state of the interrupt lines that are combined to form the MiscInterrupt to the processor. All bits of this register need a write to clear.

Bit	Bit Name	Description
31:21	RES	Reserved. Must be written with zero. Contains zeros when read.
20	WOW_INTR	This interrupt is generated when the MAC detects a WOW event. This bit is cleared after a write of this register.
19	SLIC_INTR	This interrupt is generated from SLIC for an unexpected frame sync in slave mode. This bit is cleared after a write of this register.
18	DDR_ACTIVITY_IN_SF	This interrupt is generated when the memory controller detects a DDR request when in self-refresh.
17	DDR_SF_EXIT	This interrupt is generated by the memory controller upon entering self-refresh
16	DDR_SF_ENTRY	This interrupt is generated by the memory controller upon entering self-refresh
15	CHKSUM_ACC_	
14	RES	Reserved
13	LUTS_AGER_INT	This interrupt is generated from the ETH_LUT_TOP. This bit is cleared after a write
12	SW_MAC_INT	The interrupt is generated from the Ethernet switch core. This bit is cleared after a
11	RES	Reserved
10	TIMER4_INT	The interrupt corresponding to General Purpose Timer4. This bit is cleared after <a href="#">“General Purpose</a> register.
9	TIMER3_INT	The interrupt corresponding to General Purpose Timer3. This bit has been cleared after being read. The timer will be immediately reloaded from the <a href="#">“General Purpose Timers Reload (RST_GENERAL_TIMER_RELOADx)”</a> register.
8	TIMER2_INT	The interrupt corresponding to General Purpose Timer2. This bit has been cleared after being read. The timer will be immediately reloaded from the <a href="#">“General Purpose Timers Reload (RST_GENERAL_TIMER_RELOADx)”</a> register.
7	MBOX_INT	SLIC/I2S/SPDIF/MBOX controller interrupt. The MBOX controller register must
6	UART1_INT	This interrupt is generated by UART1. The UART1 interrupt registers must be read
5	PC_INT	CPU performance counter interrupt. Generated whenever either of the internal CPU performance counters have bit [31] set. The relevant performance counter must be reset to clear this interrupt.
4	WATCHDOG_INT	The watchdog timer interrupt. This interrupt is generated when the watchdog timer reaches zero and the watchdog configuration register is configured to generate a general-purpose interrupt.
3	UART0_INT	The UART0 interrupt. UART0 interrupt registers must be read before this interrupt can be cleared.
2	GPIO_INT	The GPIO interrupt. Individual lines must be masked before this interrupt can be cleared.
1	ERROR_INT	The error interrupt.
0	TIMER_INT	Interrupt occurring in correspondence to the general purpose timer0. This bit is cleared after being read. The timer has already been reloaded from the <a href="#">“General Purpose Timers Reload (RST_GENERAL_TIMER_RELOADx)”</a> register.

### 8.5.6 Miscellaneous Interrupt Mask (RST\_MISC\_INTERRUPT\_MASK)

Address: 0x18060014

Access: Read/Write

Reset: 0x0

Enables or disables a propagation of interrupts in the “Miscellaneous Interrupt Status (RST\_MISC\_INTERRUPT\_STATUS)” register.

Bit	Bit Name	Description
31:21	RES	Reserved. Must be written with zero. Contains zeros when read.
20	WOW_INTR_MASK	Enable the WOW interrupt
19	SLIC_INTR_MASK	Enables the SLIC interrupt
18	DDR_ACTIVITY_IN_SF_MASK	Enables the interrupt generated when the memory controller detects a DDR request when in self-refresh
17	DDR_SF_EXIT_MASK	Enables the interrupt generated when the memory controller enters self-refresh
16	DDR_SF_ENTRY_MASK	Enables the interrupt generated when the memory controller enters self-
15	CHKSUM_ACC_MASK	Enables the checksum interrupt
14	RES	
13	LUTS_AGER_INT_MASK	Enables the LUT ager interrupt
12	SW_MAC_INT_MASK	Enables the interrupt generated by the Ethernet switch core
11	DDR_PERF_MASK	Enables the DDR performance hit interrupt
10	TIMER4_MASK	When set, enables Timer3 interrupt
9	TIMER3_MASK	When set, enables Timer2 interrupt
8	TIMER2_MASK	When set, enables Timer1 interrupt
7	MBOX_MASK	When set, enables MBOX interrupt
6	UART1_MASK	When set, enables the UART1 interrupt
5	PC_MASK	When set, enables CPU performance counter interrupt
4	WATCHDOG_MASK	When set, enables watchdog interrupt
3	UART0_MASK	When set, enables the UART0 interrupt
2	GPIO_MASK	When set, enables GPIO interrupt
1	ERROR_MASK	When set, enables the error interrupt
0	TIMER_MASK	When set, enables timer interrupt

### 8.5.7 Global Interrupt Status (RST\_GLOBAL\_INTERRUPT\_STATUS)

Address: 0x18060018

Access: Read-Only

Reset: 0x0

This register indicates the cause of an interrupt to the CPU from various sources.

Bit	Bit Name	Description
31:6	RES	Reserved. Must be written with zero. Contains zeros when read.
5	TIMER_INT	Internal count/compare timer interrupt
4	MISC_INT	Miscellaneous interrupt; source of the interrupt available on the “Miscellaneous Interrupt Status (RST_MISC_INTERRUPT_STATUS)” register
3	GMAC1_INT	Ethernet1 interrupt; information available in the Ethernet1 register space
2	GMAC0_INT	Ethernet0 interrupt; information available in the Ethernet0 register space
1	USB_INT	USB interrupt
0	WMAC_INT	WMAC interrupt



### 8.5.8 Reset (RST\_RESET)

Address: 0x1806001C

Access: Read/Write

Reset: See field description

This register individually controls the reset to each of the chip's submodules.

Bit	Bit Name	Reset	Type	Description
31	HOST_RESET	0x0	RO	The host DMA reset status
30	SLIC_REST	0x0	RW	The SLIC reset
29	HDMA_RESET	0x1	RW	The host DMA reset
28	EXTERNAL_RESET	0x0	RW	Commands an external reset (SYS_RST_L pin) immediately; inverted before being sent to the pin.
27	RTC_RESET	0x1	RW	The RTC reset
26	RES	0x0	RO	Reserved. Must be written with 0. Contains zeroes when read.
25	CHKSUM_ACC_RESET	0x0	RW	Used to reset the checksum
24	FULL_CHIP_RESET	0x0	RW	Used to command a full chip reset. This is the software equivalent of pulling the reset pin. The system will reboot with
23	RESET_GMAC1_MDIO	0x1	RW	Resets the Ethernet 1 MDIO
22	RESET_GMAC0_MDIO	0x1	RW	Resets the Ethernet 0 MDIO
21	CPU_NMI	0x0	RW	Used to send an NMI to the CPU. Always zero when read. The watchdog timer can also be used to generate NMI/full chip
20	CPU_COLD_RESET	0x0	RW	Used to cold reset the entire CPU. This bit will be cleared automatically immediately after the reset. Always zero when
19	HOST_RESET_INT	0x0	RW	Host DMA reset interrupt. Cleared after a write to this bit
18	RES	0x0	RO	Reserved. Must be written with 0. Contains zeroes when read.
17	UART1_RESET	0x0	RW	Resets the DDR controller
16	DDR_RESET	0x0	RW	Resets the DDR controller. Self-cleared to 0 by hardware
15	USB_PHY_PLL_PWD_			
14		0x0	RO	Reserved. Must be written with 0. Contains zeroes when read.
13	GMAC1_MAC_RESET	0x1	RW	Used to reset the GMAC1 MAC
12	ETH_SWITCH_			
11	USB_PHY_ARESET	0x1	RW	Resets the USB PHY's analog
10	HOST_DMA_INT	0x0	RO	Host DMA interrupt occurred
9	GMAC0_MAC_RESET	0x1	RW	Used to reset the GMAC0 MAC
8	ETH_SWITCH_RESET	0x1	RW	Resets the switch digital portion
7:6	RES	0x0	RO	Reserved. Must be written with 0. Contains zeroes when read.
5	USB_HOST_RESET	0x1	RW	Used to reset the USB Host Controller
4	USB_PHY_RESET	0x1	RW	Used to reset the USB PHYs
3	USB_PHY_SUSPEND_OVERRIDE	0x0	RW	Used to set the USB suspend state
			0	Used to put the USB PHY in suspend state
			1	Delegates the Core to control the USB PHY suspend state
2	LUT_RESET	0x0	RW	Resets the lookup engine in the GMAC
1	MBOX_RESET	0x0	RW	Resets the MBOX controller
0	I2S_RESET	0x0	RW	Resets the I <sup>2</sup> S controller

**8.5.9 Chip Revision ID (RST\_REVISION\_ID)**

Address: 0x18060090

This register is the revision ID for the chip.

Access: Read-Only

Reset: See field description

Bit	Bit Name	Reset	Description
31:0	VALUE	0x011C0	Revision ID value

**8.5.10 WMAC Interrupt Status (RST\_WMAC\_INTERRUPT\_STATUS)**

Address: 0x180600AC

This register is used to read the interrupt statuses for Host and WMAC interrupts.

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
31:4	RES	Reserved. Must be written with zero. Contains zeros when read.
3	WMAC_RXHP_INT	Interrupt corresponding to the WMAC high priority receive queue
2	WMAC_RXLP_INT	Interrupt corresponding to the WMAC low priority receive queue
1	WMAC_TX_INT	Interrupt corresponding to the WMAC transmission
0	WMAC_MISC_INT	Interrupt corresponding to the WMAC

### 8.5.11 Reset Bootstrap (*RST\_BOOTSTRAP*)

Address: 0x180600B0

Access: Read-Only

Reset: See field descriptions

This register contains the bootstrap values latched during reset.

Bit	Bit Name	Reset	Description	
31:24	RES	0x0	Reserved	
23	SW_OPTION8	0x0	Spare bootstrap pin	
22	SW_OPTION7	0x0		
21	SW_OPTION6	0x0		
20	SW_OPTION5	0x0		
19	SW_OPTION4	0x0		
18	SW_OPTION3	0x0		
17	SW_OPTION2	0x0		
16	SW_OPTION1	0x0		
15:8				
7	USB_MODE	0x0	0	Selects USB HOST (Default)
6	R			
5	EJTAG_MODE	0x0	0	Selects JTAG mode (Default)
4	REF_CLK	0x0	0	Selects REF_CLK_25MHz (default)
3	R			
2	BOOT_SELECT	0x0	0	Selects boot from ROM (default)
1	SDRAM_DISABLE	0x0	0	SDRAM enabled (default)
0	DDR_SELECT	0x1	0	Selects DDR2

### 8.5.12 Sticky Register Value (*SPARE\_STKY\_REG[0:0]*)

Address: 0x180600B8

Access: Read/Write

Reset: 0x0

This register is a generic register only affected by power-cycling. This register can be used by the CPU to save and restore critical state bits during a suspend/resume event for example.

Bit	Bit Name	Description
31	USB_RESUME_RESET_DISABLE	If this bit is set to a 1, then USB will not be affected during a reset to bring it out of resume. This bit is a sticky register.
30:0	VALUE	Sticky register value This value is reset only with power on reset (not on any other reset).

## 8.6 GMAC Interface Registers

Table 8-7 summarizes the GMAC interface registers for the AR9341.

Table 8-7. GMAC Interface Registers Summary

Address	Name	Description	Page
0x18070000	ETH_CFG	Ethernet Configuration	<a href="#">page 138</a>
0x18070004	LUTS_AGER_INTR	LUT4s Ager Interrupt Status	<a href="#">page 138</a>
0x18070008	LUTS_AGER_INTR_MASK	LUTs Ager Interrupt Mask	<a href="#">page 139</a>
0x1807000C	GMAC0_RX_DATA_CRC_CNTRL	GMAC0 RX Data CRC Calculation Control	<a href="#">page 139</a>
0x18070010	GMAC0_RX_DATA_CRC	GMAC0 Valid Rx Data CRC Value	<a href="#">page 139</a>

### 8.6.1 Ethernet Configuration (ETH\_CFG)

Address: 0x18070000

Access: Read/Write

Reset: 0x0

This register determines how GMAC0 is interfaced in the AR9341. If SW\_ONLY\_MODE FE ports attach to the

Bit	Bit Name	Description
31:14	RES	
13	SW_ACC_MSB_FIRST	Enables MSB data first during the Switch register write
12:10	RES	
9	SW_APB_ACCESS	Enables APB access to the Switch registers instead of the MDIO
8	SW_PHY_ADDR_SWAP	Enables swapping of PHY0 and PHY4 in the Switch for the WAN
7	SW_PHY_SWAP	Enables swapping of PHY0 and PHY4 in the Switch for the WAN
6	SW_ONLY_MODE	Enables the WAN port PHY to be connected to the Switch instead of GMAC0
5:0	RES	

### 8.6.2 LUTs Ager Interrupt Status (LUTs\_AGER\_INT)

Address: 0x18070004

Access: Read/Write

Reset: 0x0

This register configures the interrupt settings for the Look Up Table (LUT).

Bit	Bit Name	Description
31:4	RES	Reserved. Must be written with zero. Contains zeros when read.
3:0	INTR	Denotes the interrupt status
		Bit[0] Egress fragmentation LUT
		Bit[1] Egress LUT
		Bit[2] Ingress fragmentation LUT
		Bit[3] Ingress LUT

### 8.6.3 LUTs Ager Interrupt Mask (LUTS\_AGER\_INTR\_MASK)

Address: 0x18070008

Access: Read/Write

Reset: See field description

This register configures the interrupt mask settings for the Look Up Table (LUT).

Bit	Bit Name	Type	Reset	Description
31:4	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
3:0	INTR	RW	0xF	Denotes the interrupt status mask
				Bit[0] Egress fragmentation LUT
				Bit[1] Egress LUT
				Bit[2] Ingress fragmenting LUT
				Bit[3] Ingress LUT

### 8.6.4 GMACO Rx Data CRC Calculation Control (GMACO\_RXDATA\_CRC\_CONTROL)

Address: 0x1807000C

Access: Read/Write

Reset: See field description

This register is used to set the CRC calculations

Bit	Bit Name	Reset	Description
31:2	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
1	RST	0x1	CRC configuration
0	EN	0x0	CRC calculation configuration

### 8.6.5 GMACO Valid RX Data CRC Value (GMACO\_RXDATA\_CRC)

Address: 0x18070010

Access: Read-Only

Reset: 0x0

This register holds the CRC values for the FIFO speed.

Bit	Bit Name	Description
31:16	RES	Reserved. Must be written with zero. Contains zeros when read.
15:0	VAL	When enabled, holds the CRC values for the valid data that goes into async 10/100/1000 Mbps speed FIFO as per $x_{16} + x_{12} + x_5 + 1$ .

## 8.7 GMAC0 Ingress NAT /Egress NAT Registers

Table 8-8 summarizes the GMAC0 ingress/egress NAT registers for the AR9341.

**Table 8-8. GMAC0 Ingress NAT/Egress NAT Registers Summary**

Address	Name	Description	Page
0x18080000	EG_CPU_REQ	Egress CPU Requested LUT Entry Lookup	<a href="#">page 143</a>
0x18080004	EG_CPU_REQ_STATUS	Egress CPU Request Status	<a href="#">page 143</a>
0x18080008	EG_INFO_DW0	Egress DW0 Information	<a href="#">page 144</a>
0x1808000C	EG_CPU_REQUESTED_INFO_DW0	Egress CPU Requested DW0 Information	<a href="#">page 144</a>
0x18080010	EG_KEY_DW0	Egress DW0 Key	<a href="#">page 144</a>
0x18080014			<a href="#">page 144</a>
0x18080018	EG_AGER_KEY_DW0		<a href="#">page 144</a>
0x1808001C	EG_AGER_KEY_DW1		<a href="#">page 145</a>
0x18080020			<a href="#">page 145</a>
0x18080024			<a href="#">page 145</a>
0x18080028			<a href="#">page 145</a>
0x1808002C			<a href="#">page 146</a>
0x18080030			<a href="#">page 146</a>
0x18080034			<a href="#">page 146</a>
0x18080038			<a href="#">page 146</a>
0x1808003C			<a href="#">page 147</a>
0x18080040	EG_AGER_TIMEOUT		<a href="#">page 147</a>
0x18081000		Ingress CPU Requested LUT Entry Lookup	<a href="#">page 147</a>
0x18081004	IG_CPU_REQ_STATUS		<a href="#">page 148</a>
0x18081008			<a href="#">page 148</a>
0x1808100C			<a href="#">page 148</a>
0x18081010			<a href="#">page 149</a>
0x18081014			<a href="#">page 149</a>
0x18081018	IG_CPU_REQUESTED_INFO_DW0	Ingress CPU Requested DW0 Information	<a href="#">page 149</a>
0x1808101C	IG_CPU_REQUESTED_INFO_DW1	Ingress CPU Requested DW1 Information	<a href="#">page 149</a>
0x18081020	IG_CPU_REQUESTED_INFO_DW2	Ingress CPU Requested DW2 Information	<a href="#">page 149</a>
0x18081024	IG_CPU_REQUESTED_INFO_DW3	Ingress CPU Requested DW3 Information	<a href="#">page 150</a>
0x18081028	IG_KEY_DW0	Ingress DW0 Key	<a href="#">page 150</a>
0x1808102C	IG_AGER_KEY_DW0	Ingress Ageout DW0 Key	<a href="#">page 150</a>
0x18081030	IG_AGER_INFO	Ingress Ager FIFO Signals	<a href="#">page 150</a>
0x18081034	IG_MEM	Ingress Memory	<a href="#">page 151</a>
0x18081038	IG_MEM_DW0	Ingress Memory DW0	<a href="#">page 151</a>
0x1808103C	IG_MEM_DW1	Ingress Memory DW1	<a href="#">page 151</a>
0x18081040	IG_MEM_DW2	Ingress Memory DW2	<a href="#">page 151</a>
0x18081044	IG_MEM_DW3	Ingress Memory DW3	<a href="#">page 151</a>
0x18081048	IG_LINKLIST	Ingress Linklist	<a href="#">page 152</a>
0x1808104C	IG_SUBTABLE	Ingress Subtable Data	<a href="#">page 152</a>

Table 8-8. GMACO Ingress NAT/Egress NAT Registers Summary (continued)

Address	Name	Description	Page
0x18081050	IG_AGER_TICK	Ingress Timer Ager Values	<a href="#">page 152</a>
0x18081054	IG_AGER_TIMEOUT	Ingress Ager Timeout	<a href="#">page 152</a>
0x180811D8	TxQOS_ARB_CFG	Tx QoS Arbiter Configuration	<a href="#">page 153</a>
0x180811E4	DMATxStatus_123	Tx Status and Packet Count	<a href="#">page 153</a>
0x18081200	LCL_MAC_ADDR_DW0	Local MAC Address Dword0	<a href="#">page 153</a>
0x18081204	LCL_MAC_ADDR_DW0	Local MAC Address Dword1	<a href="#">page 154</a>
0x18081208	NXT_HOP_DST_ADDR_DW0	Next Hope Router's MAC Address Dword0	<a href="#">page 154</a>
0x1808120C	NXT_HOP_DST_ADDR_DW01	Next Hope Router's MAC Address Dword1	<a href="#">page 154</a>
0x18081210	GLOBAL_IP_ADDR0	Local Global IP Address 0	<a href="#">page 154</a>
0x18081214	GLOBAL_IP_ADDR1		<a href="#">page 154</a>
0x18081218	GLOBAL_IP_ADDR2		<a href="#">page 155</a>
0x1808121C	GLOBAL_IP_ADDR3		<a href="#">page 155</a>
0x18081228		Egress NAT Control and Status	<a href="#">page 155</a>
0x1808122C			<a href="#">page 156</a>
0x18081230		Ingress NAT Control and Status	<a href="#">page 156</a>
0x18081234			<a href="#">page 156</a>
0x18081238		Egress ACL Control and Status	<a href="#">page 157</a>
0x1808123C		Ingress ACL Control and Status	<a href="#">page 157</a>
0x18081240	EG_ACL_CMD0_AND_ACTION	Egress ACL CMD0 and Action	<a href="#">page 158</a>
0x18081244		Egress ACL CMD1, CMD2, CMD3, CMD4	<a href="#">page 158</a>
0x18081248	EG_ACL_OPERAND0		<a href="#">page 158</a>
0x1808124C	AG_ACL_OPERAND1		<a href="#">page 159</a>
0x18081250	EG_ACL_MEM_CONTROL	Egress ACL Memory Control	<a href="#">page 159</a>
0x18081254	IG_ACL_CMD0_AND_ACTION	Ingress ACL CMD0 and Action	<a href="#">page 160</a>
0x18081258		Ingress ACL CMD1, CMD2, CMD3, CMD4	<a href="#">page 160</a>
0x1808125C	IG_ACL_OPERAND0		<a href="#">page 160</a>
0x1808125C	IG_ACL_OPERAND1		<a href="#">page 161</a>
0x18081264	IG_ACL_MEM_CONTROL	Ingress ACL Memory Control	<a href="#">page 161</a>
0x18081268	IG_ACL_COUNTER_GRP0	Ingress ACL Counter Group 0	<a href="#">page 162</a>
0x18081268	IG_ACL_COUNTER_GRP1	Ingress ACL Counter Group 1	<a href="#">page 162</a>
0x18081270	IG_ACL_COUNTER_GRP2	Ingress ACL Counter Group 2	<a href="#">page 162</a>
0x18081274	IG_ACL_COUNTER_GRP3	Ingress ACL Counter Group 3	<a href="#">page 162</a>
0x18081278	IG_ACL_COUNTER_GRP4	Ingress ACL Counter Group 4	<a href="#">page 163</a>
0x1808127C	IG_ACL_COUNTER_GRP5	Ingress ACL Counter Group 5	<a href="#">page 163</a>
0x18081280	IG_ACL_COUNTER_GRP6	Ingress ACL Counter Group 6	<a href="#">page 163</a>
0x18081284	IG_ACL_COUNTER_GRP7	Ingress ACL Counter Group 7	<a href="#">page 163</a>
0x18081288	IG_ACL_COUNTER_GRP8	Ingress ACL Counter Group 8	<a href="#">page 164</a>
0x1808128C	IG_ACL_COUNTER_GRP9	Ingress ACL Counter Group 9	<a href="#">page 164</a>
0x18081290	IG_ACL_COUNTER_GRP10	Ingress ACL Counter Group 10	<a href="#">page 164</a>
0x18081294	IG_ACL_COUNTER_GRP11	Ingress ACL Counter Group 11	<a href="#">page 164</a>
0x18081298	IG_ACL_COUNTER_GRP12	Ingress ACL Counter Group 12	<a href="#">page 165</a>
0x1808129C	IG_ACL_COUNTER_GRP13	Ingress ACL Counter Group 13	<a href="#">page 165</a>

**Table 8-8. GMACO Ingress NAT/Egress NAT Registers Summary (continued)**

Address	Name	Description	Page
0x180812A0	IG_ACL_COUNTER_GRP14	Ingress ACL Counter Group 14	<a href="#">page 165</a>
0x180812A4	IG_ACL_COUNTER_GRP15	Ingress ACL Counter Group 15	<a href="#">page 165</a>
0x180812A8	EG_ACL_COUNTER_GRP0	Egress ACL Counter Group 0	<a href="#">page 166</a>
0x180812AC	EG_ACL_COUNTER_GRP1	Egress ACL Counter Group 1	<a href="#">page 166</a>
0x180812B0	EG_ACL_COUNTER_GRP2	Egress ACL Counter Group 2	<a href="#">page 166</a>
0x180812B4	EG_ACL_COUNTER_GRP3	Egress ACL Counter Group 3	<a href="#">page 166</a>
0x180812B8	EG_ACL_COUNTER_GRP4	Egress ACL Counter Group 4	<a href="#">page 167</a>
0x180812BC	EG_ACL_COUNTER_GRP5	Egress ACL Counter Group 5	<a href="#">page 167</a>
0x180812C0	EG_ACL_COUNTER_GRP6	Egress ACL Counter Group 6	<a href="#">page 167</a>
0x180812C4	EG_ACL_COUNTER_GRP7		<a href="#">page 167</a>
0x180812C8	EG_ACL_COUNTER_GRP8		<a href="#">page 168</a>
0x180812CC	EG_ACL_COUNTER_GRP9		<a href="#">page 168</a>
0x180812D0	EG_ACL_COUNTER_GRP10		<a href="#">page 168</a>
0x180812D4	EG_ACL_COUNTER_GRP11		<a href="#">page 168</a>
0x180812D8	EG_ACL_COUNTER_GRP12		<a href="#">page 169</a>
0x180812DC	EG_ACL_COUNTER_GRP13		<a href="#">page 169</a>
0x180812E0	EG_ACL_COUNTER_GRP14		<a href="#">page 169</a>
0x180812E4	EG_ACL_COUNTER_GRP15		<a href="#">page 169</a>
0x180812E8	CLEAR_ACL_COUNTERS		<a href="#">page 170</a>
0x18081320	IG_ACL_RULE_VECTOR_LOWER	Ingress ACL Rule Vector Lower	<a href="#">page 170</a>
0x18081324	IG_ACL_RULE_VECTOR_UPPER	Ingress ACL Rule Vector Upper	<a href="#">page 170</a>
0x18081328	EG_ACL_RULE_VECTOR_LOWER	Egress ACL Rule Vector Lower	<a href="#">page 170</a>
0x1808132C	EG_ACL_RULE_VECTOR_UPPER	Egress ACL Rule Vector Upper	<a href="#">page 170</a>
0x18081334	IG_ACL_RULE_TABLE0_LOWER	Ingress ACL Rule Table0 Lower	<a href="#">page 171</a>
0x18081338	IG_ACL_RULE_TABLE0_UPPER		<a href="#">page 171</a>
0x1808133C	IG_ACL_RULE_TABLE1_LOWER	Ingress ACL Rule Table1 Lower	<a href="#">page 171</a>
0x18081340	IG_ACL_RULE_TABLE1_UPPER		<a href="#">page 171</a>
0x18081344	IG_ACL_RULE_TABLE2_LOWER	Ingress ACL Rule Table2 Lower	<a href="#">page 171</a>
0x18081348	IG_ACL_RULE_TABLE2_UPPER		<a href="#">page 172</a>
0x1808134C	IG_ACL_RULE_TABLE3_LOWER	Ingress ACL Rule Table3 Lower	<a href="#">page 172</a>
0x18081350	IG_ACL_RULE_TABLE3_UPPER	Ingress ACL Rule Table3 Upper	<a href="#">page 172</a>
0x18081354	EG_ACL_RULE_TABLE0_LOWER	Egress ACL Rule Table0 Lower	<a href="#">page 172</a>
0x18081358	EG_ACL_RULE_TABLE0_UPPER	Egress ACL Rule Table0 Upper	<a href="#">page 172</a>
0x1808135C	EG_ACL_RULE_TABLE1_LOWER	Egress ACL Rule Table1 Lower	<a href="#">page 173</a>
0x18081360	EG_ACL_RULE_TABLE1_UPPER	Egress ACL Rule Table1 Upper	<a href="#">page 173</a>
0x18081364	EG_ACL_RULE_TABLE2_LOWER	Egress ACL Rule Table2 Lower	<a href="#">page 173</a>
0x18081368	EG_ACL_RULE_TABLE2_UPPER	Egress ACL Rule Table2 Upper	<a href="#">page 173</a>
0x1808136C	EG_ACL_RULE_TABLE3_LOWER	Egress ACL Rule Table3 Lower	<a href="#">page 173</a>
0x18081370	EG_ACL_RULE_TABLE3_UPPER	Egress ACL Rule Table3 Upper	<a href="#">page 173</a>



### 8.7.1 Egress CPU Requested LUT Entry Lookup (EG\_CPU\_REQ)

Address: 0x18080000

Access: Read/Write

Reset: See field description

This register denotes the CPU request to insert, delete or lookup an entry in the LUT.

Bit	Bit Name	Reset	Description
31:7	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
6:5	PKT_TYPE	0x1	Type of packet to be inserted into the LUT
			1 TCP
			2 UDP
			3 ICMP
4	REQ	0x0	This bit is to be asserted to issue any command. Transitioning this bit from 0 to 1 is treated as a new request.
3	INIT	0x0	Initializes the total LUT
2:0	COMMAND	0x0	Indicates the type of operation the CPU wants to perform

### 8.7.2 Egress CPU Request Status (EG\_CPU\_REQ\_STATUS)

Address: 0x18080004

Access: Read/Write

Reset: 0x0

This register denotes and sets status for CPU

Bit	Bit Name	Description
31:7	RES	Reserved. Must be written with zero. Contains zeros when read.
6	BUCKET_FULL	Denotes the status of the insertion request.
5	REQ_DONE	A one denotes the CPU request was fulfilled. To know the statuses of other commands such as insert_status, bins_full, bucket_full, check their respective
4	INSERT_STATUS	Indicates the status of the insert operation. This can be checked along with the COMMAND_STATUS.
		0 Insertion not successful
		1 Insertion successful
3	BINS_FULL	Current entry insertion failed due to bins_full
2	DUPLICATE_KEY	Denotes the status of the inserted duplicate key.
		1 Duplicate key inserted using the insert command
		2 Inserted key is not duplicate
1	DATA_FOUND	This bit is checked when the COMMAND_STATUS or REQ_DONE bit is set to 1.
		0 Data not found during lookup or deletion
		1 Data found during lookup or deletion
0	COMMAND_STATUS	This bit holds the equivalency of a CPU issued request

**8.7.3 Egress DWO Information (EG\_INFO\_DWO)**

Address: 0x18080008

Access: Read/Write

Reset: See field description

This register holds 24 bits of Egress information.

Bit	Bit Name	Reset	Description
31:24	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
23:0	DWORD	0x7FFFF	24 bits of Egress information

**8.7.4 Egress CPU Related DWO Information (EG\_CPU\_REQUESTED\_INFO\_DWO)**

Address: 0x1808000C

Access: Read/Write

Reset: See field description

This register holds 24 bits of Egress information found during deletion or lookup operations.

Bit	Bit Name	Reset	Description
31:24	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
23:0	DWORD	0x7FFFF	24 bits of Egress information found during deletion or lookup operations

**8.7.5 Egress DWO Key (EG\_KEY\_DWO)**

Address: 0x18080010

Access: Read/Write

Reset: 0x0

This register holds LSB bits of the Egress Key.

Bit	Bit Name	Description
31:0	DWORD	32 LSB bits of the Egress key

**8.7.6 Egress DW1 Key (EG\_KEY\_DW1)**

Address: 0x18080014

Access: Read/Write

Reset: 0x0

This register holds MSB bits of the Egress Key.

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	DWORD	32 MSB bits of the Egress key

**8.7.7 Egress Ageout DWO Key (EG\_AGER\_KEY\_DWO)**

Address: 0x18080018

Access: Read-Only

Reset: 0x0

This register holds LSB bits of the Egress Key.

Bit	Bit Name	Description
31:0	DWORD	32 LSB bits of the Egress key that were deleted during the ageout process

**8.7.8 Egress Ageout DW1 Key (EG\_AGER\_KEY\_DW1)**

Address: 0x1808001C

Access: Read/Write

Reset: 0x0

This register holds MSB bits of the Egress Key.

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	DWORD	18 MSB bits of the key deleted during the ageout process

**8.7.9 Egress Ager FIFO Signals (EG\_AGER\_INFO)**

Address: 0x18080020

Access: Read/Write

Reset: 0x0

This register denotes the statuses for the Ager FIFO signals.

Bit	Bit Name	Description
31:3	RES	Reserved. Must be written with zero. Contains zeros when read.
2	DISABLE	Denotes the status of the ager
1	EMPTY	Denotes is the ager FIFO is empty or not
0	READ	A rising transition of this signal removes the key from the ager FIFO. This bit can only

**8.7.10 Egress Memory (EG\_MEM)**

Address: 0x18080024

Access: Read/Write

Reset: 0x0

This register is used to configure the settings

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11	ACK	Acknowledgement for a read/write
10:9	RW	Set to read or write to the memory
		0 Read
		1 Write
8:0	ADDR	Denotes the address of the MAIN_MEMORY for a read/write request

**8.7.11 Egress Memory DWO (EG\_MEM\_DWO)**

Address: 0x18080028

Access: Read/Write

Reset: 0x0

This register is used to read or write to the main memory.

Bit	Bit Name	Description
31:0	DWORD	Read/Write the DWORD0 data to the main memory for a read/write request

**8.7.12 Egress Memory DW1 (EG\_MEM\_DW1)**

Address: 0x1808002C

Access: Read-Only

Reset: 0x0

This register is used to read or write to the main memory.

Bit	Bit Name	Description
31:0	DWORD	Read/Write the DWORD1 data to the main memory for a read/write request

**8.7.13 Egress Memory DW2 (EG\_MEM\_DW2)**

Address: 0x18080030

Access: Read-Only

Reset: 0x0

This register is used to read or write to the main memory.

Bit	Bit Name	Description
31:0	DWORD	Read/Write the DWORD2 data to the main memory for a read/write request

**8.7.14 Egress Link List (EG\_LINKLIST)**

Address: 0x18080034

Access: Read/Write

Reset: 0x0

This register is used to read or write to the link

Bit	Bit Name	Description
31:15	RES	Reserved. Must be written with zero. Contains zeros when read.
14:8	DATA	The Read/Write data of the linklist
7	RW	Linklist Read/Write request
6:0	ADDR	The linklist address

**8.7.15 Egress Sub-Table Data (EG\_SUBTABLE)**

Address: 0x18080038

Access: Read/Write

Reset: 0x0

This register is used to read or write to the sub-

Bit	Bit Name	Description
31:14	RES	Reserved. Must be written with zero. Contains zeros when read.
13:8	DATA	Holds the Read/Write data related to the subtable
7:6	RES	Reserved. Must be written with zero. Contains zeros when read.
5	RW	A Read/Write request for the subtable
4:0	ADDR	The address of the subtable Read/Write address

**8.7.16 Egress Timer Ager Values (EG\_AGER\_TICK)**

Address: 0x1808003C

Access: Read/Write

Reset: See field description

This register denotes the ager timer related values.

Bit	Bit Name	Reset	Description
31:24	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
23:0	TIME	0x100000	A nano-second timer which allows MSECTIMER increment by one when the free running counter reaches the end of the timer value

**8.7.17 Egress Ager Timeout (EG\_AGER\_TIMEOUT)**

Address: 0x18080040

Access: Read/Write

Reset: 0x20

This register denotes the ager timeout value.

Bit	Bit Name	Description
31:22	ICMP_VALUE	"Egress Timer Ager
21:12	UDP_VALUE	"Egress Timer Ager
11:0	TCP_VALUE	"Egress Timer Ager Values

**8.7.18 Ingress CPU Requested LUT Entry Lookup (IG\_CPU\_REQ)**

Address: 0x18081000

Access: Read/Write

Reset: See field description

This register denotes the CPU request to insert, delete or lookup an entry in the LUT.

Bit	Bit Name	Reset	Description
31:7	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
6:5	PKT_TYPE	0x1	Type of packet to be inserted into the LUT
4	REQ	0x0	This bit is to be asserted to issue any command. Transitioning this bit from 0 to 1 is treated as a new request.
3	INIT	0x0	Initializes the total LUT
			0 Out of initialization
			1 Initialize
2:0	COMMAND	0x0	Indicates the type of operation the CPU wants to perform
			1 Idle
			2 Lookup
			3 Insert
			4 Delete

**8.7.19 Ingress CPU Request Status (IG\_CPU\_REQ\_STATUS)**

Address: 0x18081004

Access: Read/Write

Reset: 0x0

This register denotes and sets status for CPU requests.

Bit	Bit Name	Description
31:7	RES	Reserved. Must be written with zero. Contains zeros when read.
6	BUCKET_FULL	Denotes the status of the insertion request.
		0 Indifferent
		1 Insertion failed because the bucket is full
5	REQ_DONE	A one denotes the CPU request was fulfilled. To know the statuses of other commands such as insert_status, bins_full, bucket_full, check their status.
4	INSERT_STATUS	Indicates the status of the insert operation. This can be checked along with the
3	BINS_FULL	Current entry insertion failed due to bins_full
2	DUPLICATE_KEY	Denotes the status of the inserted duplicate key.
1	DATA_FOUND	This bit is checked when the COMMAND_STATUS or REQ_DONE bit is set to 1.
0	COMMAND_STATUS	This bit holds the equivalency of a CPU issued request

**8.7.20 Ingress DWO Information (IG\_INFO\_DWO)**

Address: 0x18081008

Access: Read/Write

Reset: 0xFFFFFFFF

This register holds 32 bits of Ingress

Bit	Bit Name	Description
31:0	DWORD	24 bits of Ingress information which will be inserted into the LUT along with the key DWORD0 from the LSB

**8.7.21 Ingress DW1 Information (IG\_INFO\_DW1)**

Address: 0x1808100C

Access: Read/Write

Reset: 0xFFFFFFFF

This register holds 32 bits of Ingress information.

Bit	Bit Name	Description
31:0	DWORD	24 bits of Ingress information which will be inserted into the LUT along with the key DWORD1 from the LSB

**8.7.22 Ingress DW2 Information (IG\_INFO\_DW2)**

Address: 0x18081010

Access: Read/Write

Reset: 0xFFFFFFFF

This register holds 32 bits of Ingress information.

Bit	Bit Name	Description
31:0	DWORD	24 bits of Ingress information which will be inserted into the LUT along with the key DWORD2 from the LSB

**8.7.23 Ingress DW3 Information (IG\_INFO\_DW3)**

Address: 0x18081014

Access: Read/Write

Reset: 0xFFFFFFFF

This register holds 32 bits of Ingress information.

Bit	Bit Name	Description
31:0	DWORD	24 bits of Ingress information which will be inserted into the LUT along with the key

**8.7.24 Ingress CPU Related DW0 Information (IG\_CPU\_REQUESTED\_INFO\_DW0)**

Address: 0x18081018

Access: Read/Write

Reset: 0xFFFFFFFF

This register holds 32 bits of Ingress information found during deletion or lookup

Bit	Bit Name	Description
31:0	DWORD	32 bits of Ingress information found during deletion or lookup of the operation DWORD0

**8.7.25 Ingress CPU Related DW1 Information (IG\_CPU\_REQUESTED\_INFO\_DW1)**

Address: 0x1808101C

Access: Read/Write

Reset: 0xFFFFFFFF

This register holds 32 bits of Ingress information found during deletion or lookup

Bit	Bit Name	Description
31:0	DWORD	32 bits of Ingress information found during deletion or lookup of the operation DWORD1

**8.7.26 Ingress CPU Related DW2 Information (IG\_CPU\_REQUESTED\_INFO\_DW2)**

Address: 0x18081020

Access: Read/Write

Reset: 0xFFFFFFFF

This register holds 32 bits of Ingress information found during deletion or lookup operations.

Bit	Bit Name	Description
31:0	DWORD	32 bits of Ingress information found during deletion or lookup of the operation DWORD2 from the LSB

**8.7.27 Ingress CPU Related DW3 Information (IG\_CPU\_REQUESTED\_INFO\_DW3)**

Address: 0x18081024

Access: Read/Write

Reset: 0xFFFFFFFF

This register holds 32 bits of Ingress information found during deletion or lookup operations.

Bit	Bit Name	Description
31:0	DWORD	32 bits of Ingress information found during deletion or lookup of the operation DWORD3 from the LSB

**8.7.28 Ingress DWO Key (IG\_KEY\_DWO)**

Address: 0x18081028

Access: Read/Write

Reset: 0x0

This register holds LSB bits of the Ingress Key.

Bit	Bit Name	Description
31:20	RES	Reserved. Must be written with zero. Contains zeros when read.
19:0	DWORD	20 LSB bits of the Ingress key

**8.7.29 Ingress Ageout DWO Key (IG\_AGER\_KEY\_DWO)**

Address: 0x1808102C

Access: Read/Write

Reset: 0x0

This register holds LSB bits of the Ingress Key.

Bit	Bit Name	Description
31:20	RES	Reserved. Must be written with zero. Contains zeros when read.
19:0	DWORD	20 LSB bits of the Ingress key deleted during the ageout process

**8.7.30 Ingress Ager FIFO Signals (IG\_AGER\_INFO)**

Address: 0x18081030

Access: Read/Write

Reset: See field description

This register denotes the statuses for the Ager

Bit	Bit Name	Reset	Description
31:3	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
2	DISABLE	0x0	Denotes the status of the ager
			0 Ager is active
			1 Ager is inactive
1	EMPTY	0x1	Denotes is the ager FIFO is empty or not
			0 Ager FIFO is not empty
			1 Ager FIFO is empty
0	READ	0x0	A rising transition of this signal removes the key from the ager FIFO. This bit can only be read when the previous EMPTY bit is 0.



**8.7.31 Ingress Memory (IG\_MEM)**

Address: 0x18081034

Access: Read/Write

Reset: 0x0

This register is used to configure the settings for a memory read or write.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11	ACK	Acknowledgement for a read/write
10:9	RW	Set to read or write to the memory
		0 Read
		1 Write
8:0	ADDR	Denotes the address of the MAIN_MEMORY for a read/write request

**8.7.32 Ingress Memory DW0 (IG\_MEM\_DW0)**

Address: 0x18081038

Access: Read/Write

Reset: 0x0

This register is used to read or write to the

Bit	Bit Name	Description
31:0	DWORD	Read/Write the DWORD0 data to the main memory for a read/write request from the LSB

**8.7.33 Ingress Memory DW1 (IG\_MEM\_DW1)**

Address: 0x1808103C

Access: Read/Write

Reset: 0x0

This register is used to read or write to the

Bit	Bit Name	Description
31:0	DWORD	Read/Write the DWORD1 data to the main memory for a read or write request from the LSB

**8.7.34 Ingress Memory DW2 (IG\_MEM\_DW2)**

Address: 0x18081040

Access: Read/Write

Reset: 0x0

This register is used to read or write to the

Bit	Bit Name	Description
31:0	DWORD	Read/Write the DWORD2 data to the main memory for a read or write request

**8.7.35 Ingress Memory DW3 (IG\_MEM\_DW3)**

Address: 0x18081044

Access: Read/Write

Reset: 0x0

This register is used to read or write to the main memory.

Bit	Bit Name	Description
31:0	DWORD	Read/Write the DWORD3 data to the main memory for a read or write request

**8.7.36 Ingress Link List (IG\_LINKLIST)**

Address: 0x18081048

Access: Read/Write

Reset: 0x0

This register is used to read or write to the link list.

Bit	Bit Name	Description
31:15	RES	Reserved. Must be written with zero. Contains zeros when read.
14:8	DATA	The Read/Write data of the linklist
7	RW	Linklist Read/Write request
		0 Read
		1 Write
6:0	ADDR	The linklist address

**8.7.37 Ingress Sub-Table Data (IG\_SUBTABLE)**

Address: 0x1808104C

Access: Read/Write

Reset: 0x0

This register is used to read or write to the sub-

Bit	Bit Name	Description
31:14	RES	Reserved. Must be written with zero. Contains zeros when read.
13:8	DATA	Holds the Read/Write data related to the subtable
7:6	RES	Reserved. Must be written with zero. Contains zeros when read.
5	RW	A Read/Write request for the subtable
4:0	ADDR	The address of the subtable Read/Write address

**8.7.38 Ingress Timer Ager Values (IG\_AGER\_TICK)**

Address: 0x18081050

Access: Read/Write

Reset: See field description

This register denotes the ager timer related

Bit	Bit Name	Reset	Description
31:24	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
23:0	TIME	0x100000	A nano-second timer which allows MSECTIMER increment by one when the

**8.7.39 Ingress Ager Timeout (IG\_AGER\_TIMEOUT)**

Address: 0x18081054

Access: Read/Write

Reset: 0x20

This register denotes the ager timeout value.

Bit	Bit Name	Description
31:22	ICMP_ VALUE	The ICMP timeout value which depends on the TIME bit in <a href="#">“Ingress Timer Ager Values (IG_AGER_TICK)”</a> on <a href="#">page 152</a>
21:12	UDP_ VALUE	The UDP timeout value which depends on the TIME bit in <a href="#">“Ingress Timer Ager Values (IG_AGER_TICK)”</a> on <a href="#">page 152</a>
11:0	TCP_ VALUE	TCP timeout value which depends on the TIME bit in <a href="#">“Ingress Timer Ager Values (IG_AGER_TICK)”</a> on <a href="#">page 152</a>

**8.7.40 Tx QoS Arbiter Configuration (TxQOS\_ARB\_CFG)**

Address: 0x180811D8

Access: Read/Write

Reset: See field description

This register is used to set the arbitration for QoS Weighted Round-Robin (WRR) queues.

Note that Wgt0/1/2/3 should not be 0 if WRR is selected.

Bit	Bit Name	Reset	Description
31:26	WGT3	0x1	Weight for queue 3, if WRR is selected
25:20	WGT2	0x2	Weight for queue 2, if WRR is selected
19:14	WGT1	0x4	Weight for queue 1, if WRR is selected
13:8	WGT0	0x8	Weight for queue 0, if WRR is selected
7:1	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	RRMODE	0x0	Used to select the QoS priority mode

**8.7.41 Tx Status and Packet Count (DMATXSTATUS)**

Address: 0x180811E4

Access: Read/Write

Reset: 0x0

This register is the Tx Status packet count register for QoS queues 1 to 3.

Bit	Bit Name	Description
31:24	RES	Reserved. Must be written with zero. Contains zeros when read.
23:16	TXPKTCOUNT_CH3	8-bit transmit packet counter that is incremented whenever the built-in DMA controller successfully transfers a packet for Queue 3, and decremented whenever the host writes a 1 to bit TXPKTSENT_CH3 in the DMATxStatus register. (Default = 0)
15:8	TXPKTCOUNT_CH2	8-bit transmit packet counter that is incremented whenever the built-in DMA controller successfully transfers a packet for Queue 2, and decremented whenever the host writes a 1 to bit TXPKTSENT_CH2 in the DMATxStatus register. (Default = 0)
7:0	TXPKTCOUNT_CH1	8-bit transmit packet counter that is incremented whenever the built-in DMA controller successfully transfers a packet for Queue 1, and decremented whenever the host writes a 1 to bit TXPKTSENT_CH1 in the DMA Tx Status register. (Default = 0)

**8.7.42 Local MAC Address Dword0 (LCL\_MAC\_ADDR\_DW0)**

Address: 0x18081200

Access: Read/Write

Reset: 0x0

This register contains bits for the Dword0 of the local MAC address. This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:0	LOCAL_MAC_ADDR_DW0	Bits [31:0] of the local L2 MAC address

**8.7.43 Local MAC Address Dword1 (LCL\_MAC\_ADDR\_DW1)**

Address: 0x18081204

Access: Read/Write

Reset: 0x0

This register contains bits for the Dword0 of the local MAC address. This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:16	RES	Reserved. Must be written with zero. Contains zeros when read.
15:0	LOCAL_MAC_ADDR_DW0	Bits [47:32] of the local L2 MAC address

**8.7.44 Next Hop Router's MAC Address Dword0 (NXT\_HOP\_DST\_ADDR\_DW0)**

Address: 0x18081208

Access: Read/Write

Reset: 0x0

This register contains bits of the next hop router's MAC address Dword0, and is only

Bit	Bit Name	Description
31:0	LOCAL_MAC_DST_ADDR_DW0	

**8.7.45 Next Hop Router's MAC Address Dword1**

Address: 0x1808120C

Access: Read/Write

Reset: 0x0

This register contains bits of the next hop router's MAC address Dword1, and is only

Bit	Bit Name	Description
31:0	LOCAL_MAC_DST_ADDR_DW1	

**8.7.46 Local Global IP Address 0 (GLOBAL\_IP\_ADDR0)**

Address: 0x18081210

Access: Read/Write

Reset: 0x0

This register contains the local global IP address and is only available for GE0 MAC.

Bit	Bit Name	Description
31:0	LOCAL_GLOBAL_IP_ADDR0	Local IP address index 0. Up to 4 global IP addresses are supported for this interface

**8.7.47 Local Global IP Address 1 (GLOBAL\_IP\_ADDR1)**

Address: 0x18081214

Access: Read/Write

Reset: 0x0

This register contains the local global IP address and is only available for GE0 MAC.

Bit	Bit Name	Description
31:0	LOCAL_GLOBAL_IP_ADDR1	Local IP address index 1. Up to 4 global IP addresses are supported for this interface

**8.7.48 Local Global IP Address 2 (GLOBAL\_IP\_ADDR2)**

Address: 0x18081218

Access: Read/Write

Reset: 0x0

This register contains the local global IP address and is only available for GE0 MAC.

Bit	Bit Name	Description
31:0	LOCAL_GLOBAL_IP_ADDR2	Local IP address index 2. Up to 4 global IP addresses are supported for this interface

**8.7.49 Local Global IP Address 3 (GLOBAL\_IP\_ADDR3)**

Address: 0x1808121C

Access: Read/Write

Reset: 0x0

This register contains the local global IP address and is only available for GE0 MAC.

Bit	Bit Name	Description
31:0	LOCAL_GLOBAL_IP_ADDR3	Local IP address index 3. Up to 4 global IP addresses are supported for this interface

**8.7.50 Egress NAT Control and Status (EG\_NAT\_CSR)**

Address: 0x18081228

Access: Read/Write

Reset: See field description

This register configures NAT editing of egress

Bit	Bit Name	Reset	Description	
31:7	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.	
6	EG_NAT_FRAG_EDIT_DISABLE			
5:2	EG_FIELD_EDIT_MASK	0x0	Setting the fill bits disables the editing of each of the fields of the egress	
			Bit[0]	Disables NAT editing of the L2 destination address field of the packet
			Bit[1]	Disables NAT editing of the L2 source address field of the packet
			Bit[2]	Disables NAT editing of the IP source address field of the packet
			Bit[3]	Disables NAT editing of the L4 source port field in the packet
1	EG_LOOKUP_DATA_SWAP	0x0	Enables byte swapping of the data given by the lookup table, before editing	
0	EG_ANT_DISABLE	0x1	Disables the egress NAT engine. Packets that are Tx DMA-ed are transmitted without going through the NAT Engine.	

**8.7.51 Egress NAT Counter (EG\_NAT\_CNTR)**

Address: 0x1808122C

Access: Read-Only

Reset: 0x0

This register counts NAT egress packets.

Bit	Bit Name	Description
31:16	EG_NAT_ERR_COUNTER	Counter indicating the number of packets that were not NAT edited on egress.
15:0	EG_NAT_DONE_COUNTER	Counter indicating the number of packets that were successfully NAT edited on egress.

**8.7.52 Ingress NAT Control and Status (IG\_NAT\_CSR)**

Address: 0x18081230

Access: Read/Write

Reset: See field description

This register is used to control and read the status of ingress packets and is only available

Bit	Bit Name	Reset	Description
31:14	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
13	IG_NAT_GLBL_ICMP_REQ_DRP_EN	0x0	When set to 1, ICMP Packets that are REQUEST are dropped. Effective
12	IG_NAT_GLBL_ICMP_RPLY_DRP_EN	0x0	When set to 1, ICMP Packets that are neither REQUEST, nor REPLY are dropped. Effective only if bit [8] of this register is set to 1.
11	IG_NAT_GLBL_TCP_ACK_DRP_EN	0x0	When set to 1, TCP Packets received that fail NAT and have both the SYN and ACK flags set to 1 are dropped. Effective only if bit [8] of this
10	IG_NAT_GLBL_TCP_SYN_DRP_EN	0x0	When set to 1, TCP packets received that fail NAT and have the 'SYN' flag set to 1 are dropped. Effective only if bit [8] of this register is set to 1.
9	IGNAT_GLBL_L2_DROP_EN	0x0	When set to 1, Packets that do not match the L2 LOCAL_MAC_ADDR programmed in the registers 0x200 and 0x204 are dropped. Effective
8	IG_NAT_GLBL_RULE_EN	0x0	Enables the basic firewall to drop packets for certain global rules based
7	IG_NAT_FRAG_EDIT_DISABLE		
6	IG_L4CKSUM_EN	0x0	Enables L4 checksum of the ingress fragmented packet
5:2	IG_FIELD_EDIT_MASK	0x0	Setting the bits disables the edit of each of the fields in the ingress packet
			Bit[0] Disables NAT editing of L2 DA field in the packet
			Bit[1] Disables NAT editing of L2 SA field in the packet
			Bit[2] Disables NAT editing of IP DA field in the packet
			Bit[3] Disables NAT editing of L4 destination port field in the packet
1	IG_LOOKUP_DATA_SWAP	0x0	Enables byte swapping of the data given by the lookup table, before editing the ingress packet
0	IG_ANT_DISABLE	0x1	Packets that are received are DMAed without going through the NAT engine

**8.7.53 Ingress NAT Counter (IG\_NAT\_CNTR)**

Address: 0x18081234

Access: Read-Only

Reset: 0x0

This register counts the number of NAT ingress packets.

Bit	Bit Name	Description
31:16	IG_NAT_ERR_COUNTER	Counter indicating the number of packets that were not NAT edited on ingress
15:0	IG_NAT_DONE_COUNTER	Counter indicating the number of packets successfully NAT edited on ingress

#### 8.7.54 Egress ACL Control and Status (EG\_ACL\_CSR)

Address: 0x18081238

Access: Read/Write

Reset: See field description

This register is used to disable the functionality of the egress ACL.

Bit	Bit Name	Reset	Description
31:1	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	EG_ACL_DISABLE		

#### 8.7.55 Ingress ACL Control and Status (IG\_ACL\_CSR)

Address: 0x1808123C

Access: Read/Write

Reset: See field description

This register is used to disable the ingress

Bit	Bit Name	Reset	Description
31:1	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	IG_ACL_DISABLE		

**8.7.56 Egress ACL CMD0 and Action (EG\_ACL\_CMD0\_AND\_ACTION)**

Address: 0x18081240

Access: Read/Write

Reset: 0x0

This register is used for programming the ACL table. Refer to the ACL section regarding the various fields of entry in the ACL table and their significance.

Bit	Bit Name	Description
31:21	RES	Reserved. Must be written with zero. Contains zeros when read.
20:16	EG_ACL_CMD0	The CMD0 field in the entry in the ACL table
15:14	RES	Reserved. Must be written with zero. Contains zeros when read.
13:8	EG_ACL_NEP	ACL Next Entry Pointer: Points to the Next Entry in the ACL Table to which this entry is linked. Valid only if EG_ACL_LINKED is set to 1.
7:4	RES	Reserved. Must be written with zero. Contains zeros when read.
3	EG_ACL_ALLOW	When set, this entry in the ACL table, the action associated with this entry/rule is
2	EG_ACL_REJECT	Egress ACL reject: When set this entry in the ACL table, the action associated with
1	EG_ACL_LINKED	When set this entry in the ACL table is Linked to another entry in the table
0	EG_ACL_RULE_HD	When set this entry in the ACL table is considered the head of the rule.

**8.7.57 Egress ACL CMD1, CMD2, CMD3, CMD4 (EG\_ACL\_CMD1234)**

Address: 0x18081244

Access: Read/Write

Reset: 0x0

This register is used for programming the ACL

Bit	Bit Name	Description
31:29	RES	Reserved. Must be written with zero. Contains zeros when read.
28:24	EG_ACL_CMD4	The CMD4 field of the entry in the ACL table
23:21	RES	Reserved. Must be written with zero. Contains zeros when read.
20:16	EG_ACL_CMD3	The CMD3 field of the entry in the ACL table
15:13	RES	Reserved. Must be written with zero. Contains zeros when read.
12:8	EG_ACL_CMD2	The CMD2 field of the entry in the ACL table
7:5	RES	Reserved. Must be written with zero. Contains zeros when read.
4:0	EG_ACL_CMD1	The CMD1 field of the entry in the ACL table

**8.7.58 Egress ACL OPERANDO (EG\_ACL\_OPERANDO)**

Address: 0x18081248

Access: Read/Write

Reset: 0x0

This register is used for programming the ACL table.

Bit	Bit Name	Description
31:0	EG_ACL_OPERANDO	The lower order [31:0] bits of the operand field of the entry in the ACL table



**8.7.59 Egress ACL OPERAND1 (EG\_ACL\_OPERAND1)**

Address: 0x1808124C

Access: Read/Write

Reset: 0x0

This register is used for programming the ACL table.

Bit	Bit Name	Description
31:0	EG_ACL_OPERAND1	The higher order [63:32] bits of the operand field of the entry in the ACL table

**8.7.60 Egress ACL Memory Control (EG\_ACL\_MEM\_CONTROL)**

Address: 0x18081250

Access: Read/Write

Reset: 0x0

This register is used to control the ACL table operations.

Bit	Bit Name	Description	
31:15	RES	Reserved. Must be written with zero. Contains zeros when read.	
14	EG_ACL_INIT	When set to 1, the ACL table gets initialized to all 0s. Software should always initialize the ACL table before loading entries into the ACL Table. This bit clears	
13	EG_ACL_GLOBAL_RULE_VALID		
		0	Only individual rules determine the allow/drop of the packets
12	EG_ACL_GLOBAL_		
		0	The global rule indicates whether to allow the packet, and individual
		1	The global rule is to drop the packets, and individual rules indicate
11	EG_ACL_RULE_MAP_DONE	After the last entry is loaded, when hardware sets this bit to 1, it indicates that the rule mapping is done. Only when hardware sets this bit to 1, the <a href="#">“Egress ACL Control and Status”</a> register will be set to 0 (ACL will be enabled).	
10	EG_ACL_LAST_	Indicates if this is the last entry to be written to the ACL table.	
9	EG_ACL_ACK_REG	When software reads this bit as '1' indicates that the write or read operation to	
8	EG_ACL_TABLE_WR	When software sets this bit to 1 during a write to this register, the entry as pointed by the entry address is written to the ACL table with the fields taken from the earlier registers such as commands, operands, etc. When set to 0 during a write to this register, a read from the ACL table is initiated to the entry pointed by the entry address and the entry fields are available in the above registers after the ACK bit is set to 1. For write operations, software makes sure all these registers and the fields of this register are correctly written.	
7:6	RES	Reserved. Must be written with zero. Contains zeros when read.	
5:0	EG_ACL_ENTRY_ADDR	The entry address where this current entry is to be loaded in the ACL table.	

**8.7.61 Ingress ACL CMD0 and Action (IG\_ACL\_CMD0\_AND\_ACTION)**

Address: 0x18081254

Access: Read/Write

Reset: 0x0

This register is used for programming the ACL table.

Bit	Bit Name	Description
31:21	RES	Reserved. Must be written with zero. Contains zeros when read.
20:16	IG_ACL_CMD0	The CMD0 field of the entry in ACL table.
15:14	RES	Reserved. Must be written with zero. Contains zeros when read.
13:8	IG_ACL_NEP	Points to the next entry in the ACL table to which this entry is linked. Valid only if IG_ACL_LINKED is set to 1.
7:4	RES	Reserved. Must be written with zero. Contains zeros when read.
3	IG_ACL_ALLOW	When set, the action associated with this entry/rule in the ACL table is to allow the
2	IG_ACL_REJECT	When set, the action associated with this entry/rule in the ACL table is to reject the
1	IG_ACL_LINKED	When set, this entry in the ACL table is linked to another entry in the table
0	IG_ACL_RULE_HEAD	When set, this entry in the ACL table is considered the head of the rule

**8.7.62 Ingress ACL CMD1, CMD2, CMD3, CMD4 (IG\_ACL\_CMD1234)**

Address: 0x18081258

Access: Read/Write

Reset: 0x0

This register is used for programming the Ingress ACL rule in the ACL table.

Bit	Bit Name	Description
31:29	RES	Reserved. Must be written with zero. Contains zeros when read.
28:24	IG_ACL_CMD4	The CMD4 field of the entry in the ACL table
23:21	RES	Reserved. Must be written with zero. Contains zeros when read.
20:16	IG_ACL_CMD3	The CMD3 field of the entry in the ACL table
15:13	RES	Reserved. Must be written with zero. Contains zeros when read.
12:8	IG_ACL_CMD2	The CMD2 field of the entry in the ACL table
7:5	RES	Reserved. Must be written with zero. Contains zeros when read.
4:0	IG_ACL_CMD1	The CMD1 field of the entry in the ACL table

**8.7.63 Ingress ACL OPERAND0 (IG\_ACL\_OPERAND0)**

Address: 0x1808125C

Access: Read/Write

Reset: 0x0

This register is used for programming the Ingress rule for the ACL table.

Bit	Bit Name	Description
31:0	IG_ACL_OPERAND0	The lower order [31:0] bits of the operand field of the entry in the ACL table

**8.7.64 Egress ACL OPERAND1 (EG\_ACL\_OPERAND1)**

Address: 0x18081260

Access: Read/Write

Reset: 0x0

This register is used for programming the Ingress rule for the ACL table.

Bit	Bit Name	Description
31:0	IG_ACL_OPERAND1	The higher order [63:32] bits of the operand field of the entry in the ACL table

**8.7.65 Ingress ACL Memory Control (IG\_ACL\_MEM\_CONTROL)**

Address: 0x18081264

Access: Read/Write

Reset: 0x0

This register controls the ACL table operations.

Bit	Bit Name	Description
31:15	RES	Reserved. Must be written with zero. Contains zeros when read.
14	IG_ACL_INIT	When set to '1', the ACL table gets initialized to all 0's. Software should always initialize the ACL table before loading entries into the ACL Table. This bit clears
13	IG_ACL_GLOBAL_RULE_VALID	When set to '1', the Global Drop Bit[12] is valid. When set to '0', only individual
12	IG_ACL_GLOBAL_DROP	When set to '1', the global rule is to drop the packets and individual rules indicating whether to allow the packet or not. When set to '0', it is vice-versa.
11	IG_ACL_RULE_MAP_DONE	After the last entry is loaded, when HW sets this bit to '1', indicates that the rule mapping is done. Only when HW sets this bit to '1', the 'ACL_DISABLE' bit in the EG_ACL_CSR register will be set to '0' (ACL will be enabled).
10	IG_ACL_LAST_	Indicates if this is the last entry to be written to the ACL table.
9	IG_ACL_ACK_	When software reads this bit as '1' indicates that the write or read operation to
8	IG_ACL_TABLE_W	When software sets this bit to '1' during a write to this register, the entry as pointed by the entry address is written to the ACL table with the fields taken from the earlier registers such as commands, operands, etc. When set to '0' during a write to this register, a read from the ACL table is initiated to the entry pointed by the entry address and the entry fields are available in the above registers after the ACK bit is set to '1'. For write operations, software makes sure all the above registers and the fields of this register are correctly written.
7:6	RES	Reserved. Must be written with zero. Contains zeros when read.
5:0	IG_ACL_ENTRY_A_DDR	The entry address where this current entry is to be loaded in the ACL table.

**8.7.66 Ingress ACL Counter Group 0 (IG\_ACL\_COUNTER\_GRP0)**

Address: 0x18081268

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE3	Counter indicating the number of ingress packets that hit rule 3
23:16	COUNT_IG_RULE2	Counter indicating the number of ingress packets that hit rule 2
15:8	COUNT_IG_RULE1	Counter indicating the number of ingress packets that hit rule 1
7:0	COUNT_IG_RULE0	Counter indicating the number of ingress packets that hit rule 0

**8.7.67 Ingress ACL Counter Group 1 (IG\_ACL\_COUNTER\_GRP1)**

Address: 0x1808126C

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE7	Counter indicating the number of ingress packets that hit rule 7
23:16	COUNT_IG_RULE6	Counter indicating the number of ingress packets that hit rule 6
15:8	COUNT_IG_RULE5	Counter indicating the number of ingress packets that hit rule 5
7:0	COUNT_IG_RULE4	Counter indicating the number of ingress packets that hit rule 4

**8.7.68 Ingress ACL Counter Group 2 (IG\_ACL\_COUNTER\_GRP2)**

Address: 0x18081270

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE8	Counter indicating the number of ingress packets that hit rule 8
23:16	COUNT_IG_RULE9	Counter indicating the number of ingress packets that hit rule 9
15:8	COUNT_IG_RULE10	Counter indicating the number of ingress packets that hit rule 10
7:0	COUNT_IG_RULE11	Counter indicating the number of ingress packets that hit rule 11

**8.7.69 Ingress ACL Counter Group 3 (IG\_ACL\_COUNTER\_GRP3)**

Address: 0x18081274

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE15	Counter indicating the number of ingress packets that hit rule 15
23:16	COUNT_IG_RULE14	Counter indicating the number of ingress packets that hit rule 14
15:8	COUNT_IG_RULE13	Counter indicating the number of ingress packets that hit rule 13
7:0	COUNT_IG_RULE12	Counter indicating the number of ingress packets that hit rule 12

**8.7.70 Ingress ACL Counter Group 4 (IG\_ACL\_COUNTER\_GRP4)**

Address: 0x18081278

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE19	Counter indicating the number of ingress packets that hit rule 19
23:16	COUNT_IG_RULE18	Counter indicating the number of ingress packets that hit rule 18
15:8	COUNT_IG_RULE17	Counter indicating the number of ingress packets that hit rule 17
7:0	COUNT_IG_RULE16	Counter indicating the number of ingress packets that hit rule 16

**8.7.71 Ingress ACL Counter Group 5 (IG\_ACL\_COUNTER\_GRP5)**

Address: 0x1808127C

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE23	Counter indicating the number of ingress packets that hit rule 23
23:16	COUNT_IG_RULE22	Counter indicating the number of ingress packets that hit rule 22
15:8	COUNT_IG_RULE21	Counter indicating the number of ingress packets that hit rule 21
7:0	COUNT_IG_RULE20	Counter indicating the number of ingress packets that hit rule 20

**8.7.72 Ingress ACL Counter Group 6 (IG\_ACL\_COUNTER\_GRP6)**

Address: 0x18081280

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE27	Counter indicating the number of ingress packets that hit rule 27
23:16	COUNT_IG_RULE26	Counter indicating the number of ingress packets that hit rule 26
15:8	COUNT_IG_RULE25	Counter indicating the number of ingress packets that hit rule 25
7:0	COUNT_IG_RULE24	Counter indicating the number of ingress packets that hit rule 24

**8.7.73 Ingress ACL Counter Group 7 (IG\_ACL\_COUNTER\_GRP7)**

Address: 0x18081284

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE31	Counter indicating the number of ingress packets that hit rule 31
23:16	COUNT_IG_RULE30	Counter indicating the number of ingress packets that hit rule 30
15:8	COUNT_IG_RULE29	Counter indicating the number of ingress packets that hit rule 29
7:0	COUNT_IG_RULE28	Counter indicating the number of ingress packets that hit rule 28

**8.7.74 Ingress ACL Counter Group 8 (IG\_ACL\_COUNTER\_GRP8)**

Address: 0x18081288

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE35	Counter indicating the number of ingress packets that hit rule 35
23:16	COUNT_IG_RULE34	Counter indicating the number of ingress packets that hit rule 34
15:8	COUNT_IG_RULE33	Counter indicating the number of ingress packets that hit rule 33
7:0	COUNT_IG_RULE32	Counter indicating the number of ingress packets that hit rule 32

**8.7.75 Ingress ACL Counter Group 9 (IG\_ACL\_COUNTER\_GRP9)**

Address: 0x1808128C

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE39	Counter indicating the number of ingress packets that hit rule 39
23:16	COUNT_IG_RULE38	Counter indicating the number of ingress packets that hit rule 38
15:8	COUNT_IG_RULE37	Counter indicating the number of ingress packets that hit rule 37
7:0	COUNT_IG_RULE36	Counter indicating the number of ingress packets that hit rule 36

**8.7.76 Ingress ACL Counter Group 10 (IG\_ACL\_COUNTER\_GRP10)**

Address: 0x18081290

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE43	Counter indicating the number of ingress packets that hit rule 43
23:16	COUNT_IG_RULE42	Counter indicating the number of ingress packets that hit rule 42
15:8	COUNT_IG_RULE41	Counter indicating the number of ingress packets that hit rule 41
7:0	COUNT_IG_RULE40	Counter indicating the number of ingress packets that hit rule 40

**8.7.77 Ingress ACL Counter Group 11 (IG\_ACL\_COUNTER\_GRP11)**

Address: 0x18081294

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE47	Counter indicating the number of ingress packets that hit rule 47
23:16	COUNT_IG_RULE46	Counter indicating the number of ingress packets that hit rule 46
15:8	COUNT_IG_RULE45	Counter indicating the number of ingress packets that hit rule 45
7:0	COUNT_IG_RULE44	Counter indicating the number of ingress packets that hit rule 44

**8.7.78 Ingress ACL Counter Group 12 (IG\_ACL\_COUNTER\_GRP12)**

Address: 0x18081298

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE51	Counter indicating the number of ingress packets that hit rule 51
23:16	COUNT_IG_RULE50	Counter indicating the number of ingress packets that hit rule 50
15:8	COUNT_IG_RULE49	Counter indicating the number of ingress packets that hit rule 49
7:0	COUNT_IG_RULE48	Counter indicating the number of ingress packets that hit rule 48

**8.7.79 Ingress ACL Counter Group 13 (IG\_ACL\_COUNTER\_GRP13)**

Address: 0x1808129C

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE55	Counter indicating the number of ingress packets that hit rule 55
23:16	COUNT_IG_RULE54	Counter indicating the number of ingress packets that hit rule 54
15:8	COUNT_IG_RULE53	Counter indicating the number of ingress packets that hit rule 53
7:0	COUNT_IG_RULE52	Counter indicating the number of ingress packets that hit rule 52

**8.7.80 Ingress ACL Counter Group 14 (IG\_ACL\_COUNTER\_GRP14)**

Address: 0x180812A0

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE59	Counter indicating the number of ingress packets that hit rule 59
23:16	COUNT_IG_RULE58	Counter indicating the number of ingress packets that hit rule 58
15:8	COUNT_IG_RULE57	Counter indicating the number of ingress packets that hit rule 57
7:0	COUNT_IG_RULE56	Counter indicating the number of ingress packets that hit rule 56

**8.7.81 Ingress ACL Counter Group 15 (IG\_ACL\_COUNTER\_GRP15)**

Address: 0x180812A4

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE63	Counter indicating the number of ingress packets that hit rule 63
23:16	COUNT_IG_RULE62	Counter indicating the number of ingress packets that hit rule 62
15:8	COUNT_IG_RULE61	Counter indicating the number of ingress packets that hit rule 61
7:0	COUNT_IG_RULE60	Counter indicating the number of ingress packets that hit rule 60

**8.7.82 Egress ACL Counter Group 0 (EG\_ACL\_COUNTER\_GRP0)**

Address: 0x180812A8

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE3	Counter indicating the number of ingress packets that hit rule 3
23:16	COUNT_IG_RULE2	Counter indicating the number of ingress packets that hit rule 2
15:8	COUNT_IG_RULE1	Counter indicating the number of ingress packets that hit rule 1
7:0	COUNT_IG_RULE0	Counter indicating the number of ingress packets that hit rule 0

**8.7.83 Egress ACL Counter Group 1 (EG\_ACL\_COUNTER\_GRP1)**

Address: 0x180812AC

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE7	Counter indicating the number of ingress packets that hit rule 7
23:16	COUNT_IG_RULE6	Counter indicating the number of ingress packets that hit rule 6
15:8	COUNT_IG_RULE5	Counter indicating the number of ingress packets that hit rule 5
7:0	COUNT_IG_RULE4	Counter indicating the number of ingress packets that hit rule 4

**8.7.84 Egress ACL Counter Group 2 (EG\_ACL\_COUNTER\_GRP2)**

Address: 0x180812B0

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE11	Counter indicating the number of ingress packets that hit rule 11
23:16	COUNT_IG_RULE10	Counter indicating the number of ingress packets that hit rule 10
15:8	COUNT_IG_RULE9	Counter indicating the number of ingress packets that hit rule 9
7:0	COUNT_IG_RULE8	Counter indicating the number of ingress packets that hit rule 8

**8.7.85 Egress ACL Counter Group 3 (EG\_ACL\_COUNTER\_GRP3)**

Address: 0x180812B4

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE15	Counter indicating the number of ingress packets that hit rule 15
23:16	COUNT_IG_RULE14	Counter indicating the number of ingress packets that hit rule 14
15:8	COUNT_IG_RULE13	Counter indicating the number of ingress packets that hit rule 13
7:0	COUNT_IG_RULE12	Counter indicating the number of ingress packets that hit rule 12



**8.7.86 Egress ACL Counter Group 4 (EG\_ACL\_COUNTER\_GRP4)**

Address: 0x180812B8

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE19	Counter indicating the number of ingress packets that hit rule 19
23:16	COUNT_IG_RULE18	Counter indicating the number of ingress packets that hit rule 18
15:8	COUNT_IG_RULE17	Counter indicating the number of ingress packets that hit rule 17
7:0	COUNT_IG_RULE16	Counter indicating the number of ingress packets that hit rule 16

**8.7.87 Egress ACL Counter Group 5 (EG\_ACL\_COUNTER\_GRP5)**

Address: 0x180812BC

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE23	Counter indicating the number of ingress packets that hit rule 23
23:16	COUNT_IG_RULE22	Counter indicating the number of ingress packets that hit rule 22
15:8	COUNT_IG_RULE21	Counter indicating the number of ingress packets that hit rule 21
7:0	COUNT_IG_RULE20	Counter indicating the number of ingress packets that hit rule 20

**8.7.88 Egress ACL Counter Group 6 (EG\_ACL\_COUNTER\_GRP6)**

Address: 0x180812C0

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE27	Counter indicating the number of ingress packets that hit rule 27
23:16	COUNT_IG_RULE26	Counter indicating the number of ingress packets that hit rule 26
15:8	COUNT_IG_RULE25	Counter indicating the number of ingress packets that hit rule 25
7:0	COUNT_IG_RULE24	Counter indicating the number of ingress packets that hit rule 24

**8.7.89 Egress ACL Counter Group 7 (EG\_ACL\_COUNTER\_GRP7)**

Address: 0x180812C4

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE31	Counter indicating the number of ingress packets that hit rule 31
23:16	COUNT_IG_RULE30	Counter indicating the number of ingress packets that hit rule 30
15:8	COUNT_IG_RULE29	Counter indicating the number of ingress packets that hit rule 29
7:0	COUNT_IG_RULE28	Counter indicating the number of ingress packets that hit rule 28

**8.7.90 Egress ACL Counter Group 8 (EG\_ACL\_COUNTER\_GRP8)**

Address: 0x180812C8

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE35	Counter indicating the number of ingress packets that hit rule 35
23:16	COUNT_IG_RULE34	Counter indicating the number of ingress packets that hit rule 34
15:8	COUNT_IG_RULE33	Counter indicating the number of ingress packets that hit rule 33
7:0	COUNT_IG_RULE32	Counter indicating the number of ingress packets that hit rule 32

**8.7.91 Egress ACL Counter Group 9 (EG\_ACL\_COUNTER\_GRP9)**

Address: 0x180812CC

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE39	Counter indicating the number of ingress packets that hit rule 39
23:16	COUNT_IG_RULE38	Counter indicating the number of ingress packets that hit rule 38
15:8	COUNT_IG_RULE37	Counter indicating the number of ingress packets that hit rule 37
7:0	COUNT_IG_RULE36	Counter indicating the number of ingress packets that hit rule 36

**8.7.92 Egress ACL Counter Group 10 (EG\_ACL\_COUNTER\_GRP10)**

Address: 0x180812D0

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE43	Counter indicating the number of ingress packets that hit rule 43
23:16	COUNT_IG_RULE42	Counter indicating the number of ingress packets that hit rule 42
15:8	COUNT_IG_RULE41	Counter indicating the number of ingress packets that hit rule 41
7:0	COUNT_IG_RULE40	Counter indicating the number of ingress packets that hit rule 40

**8.7.93 Egress ACL Counter Group 11 (EG\_ACL\_COUNTER\_GRP11)**

Address: 0x180812D4

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE47	Counter indicating the number of ingress packets that hit rule 47
23:16	COUNT_IG_RULE46	Counter indicating the number of ingress packets that hit rule 46
15:8	COUNT_IG_RULE45	Counter indicating the number of ingress packets that hit rule 45
7:0	COUNT_IG_RULE44	Counter indicating the number of ingress packets that hit rule 44

**8.7.94 Egress ACL Counter Group 12 (EG\_ACL\_COUNTER\_GRP12)**

Address: 0x180812D8

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE51	Counter indicating the number of ingress packets that hit rule 51
23:16	COUNT_IG_RULE50	Counter indicating the number of ingress packets that hit rule 50
15:8	COUNT_IG_RULE49	Counter indicating the number of ingress packets that hit rule 49
7:0	COUNT_IG_RULE48	Counter indicating the number of ingress packets that hit rule 48

**8.7.95 Egress ACL Counter Group 13 (EG\_ACL\_COUNTER\_GRP13)**

Address: 0x180812DC

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE55	Counter indicating the number of ingress packets that hit rule 55
23:16	COUNT_IG_RULE54	Counter indicating the number of ingress packets that hit rule 54
15:8	COUNT_IG_RULE53	Counter indicating the number of ingress packets that hit rule 53
7:0	COUNT_IG_RULE52	Counter indicating the number of ingress packets that hit rule 52

**8.7.96 Egress ACL Counter Group 14 (EG\_ACL\_COUNTER\_GRP14)**

Address: 0x180812E0

Access: Read-Only

Reset: 0x0

This register is used to count the packets that

Bit	Bit Name	Description
31:24	COUNT_IG_RULE59	Counter indicating the number of ingress packets that hit rule 59
23:16	COUNT_IG_RULE58	Counter indicating the number of ingress packets that hit rule 58
15:8	COUNT_IG_RULE57	Counter indicating the number of ingress packets that hit rule 57
7:0	COUNT_IG_RULE56	Counter indicating the number of ingress packets that hit rule 56

**8.7.97 Egress ACL Counter Group 15 (EG\_ACL\_COUNTER\_GRP15)**

Address: 0x180812E4

Access: Read-Only

Reset: 0x0

This register is used to count the packets that hit a certain ACL rule.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE63	Counter indicating the number of ingress packets that hit rule 63
23:16	COUNT_IG_RULE62	Counter indicating the number of ingress packets that hit rule 62
15:8	COUNT_IG_RULE61	Counter indicating the number of ingress packets that hit rule 61
7:0	COUNT_IG_RULE60	Counter indicating the number of ingress packets that hit rule 60

**8.7.98 Clear ACL Counters (CLEAR\_ACL\_COUNTERS)**

Address: 0x180812E8

Access: Read/Write

Reset: 0x0

This register is used to clear ingress and egress counters.

Bit	Bit Name	Description
31:2	RES	Reserved. Must be written with zero. Contains zeros when read.
1	CLEAR_EG_COUNTERS	Set to clear all egress ACL Counters. Software has to write a '0' to enable the ACL counters.
0	CLEAR_IG_COUNTERS	Set to clear all ingress ACL Counters. Software has to write a '0' to enable the ACL counters.

**8.7.99 Ingress ACL Rule Vector Lower (IG\_ACL\_RULE\_VECTOR\_LOWER)**

Address: 0x18081320

Access: Read/Write

Reset: 0x0

This register contains the lower bits of the

Bit		
31:0	IG_ACL_RULE_VECTOR_LOWER	Lower bits [31:0] of the Ingress ACL Rule Vector

**8.7.100 Ingress ACL Rule Vector Upper (IG\_ACL\_RULE\_VECTOR\_UPPER)**

Address: 0x18081324

Access: Read/Write

Reset: 0x0

This register contains the upper bits of the

Bit		
31:0	IG_ACL_RULE_VECTOR_UPPER	Upper bits [63:32] of the ingress ACL Rule Vector

**8.7.101 Egress ACL Rule Vector Lower (EG\_ACL\_RULE\_VECTOR\_LOWER)**

Address: 0x18081328

Access: Read/Write

Reset: 0x0

This register contains the lower bits of the

Bit		
31:0	EG_ACL_RULE_VECTOR_LOWER	Lower bits [31:0] of the egress ACL Rule Vector

**8.7.102 Egress ACL Rule Vector Upper (EG\_ACL\_RULE\_VECTOR\_UPPER)**

Address: 0x1808132C

Access: Read/Write

Reset: 0x0

This register contains the upper bits of the egress ACL rule vector.

Bit	Bit Name	Description
31:0	EG_ACL_RULE_VECTOR_UPPER	Upper bits [63:32] of the egress ACL Rule Vector

**8.7.103***Ingress ACL Rule Table0 Lower (IG\_ACL\_RULE\_TABLE0\_LOWER)*

Address: 0x18081334

Access: Read/Write

Reset: 0x0

This register contains the ingress ACL Rule Table0 entry lower bits.

Bit	Bit Name	Description
31:0	IG_ACL_RULE_TABLE_ENTRY	Ingress ACL rule table entry bits[31:0]

**8.7.104***Ingress ACL Rule Table0 Upper (IG\_ACL\_RULE\_TABLE0\_UPPER)*

Address: 0x18081338

Access: Read/Write

Reset: 0x0

This register contains the ingress ACL Rule Table0 entry upper bits.

Bit	Bit Name	Description
31:0	IG_ACL_RULE_TABLE_ENTRY	

**8.7.105***Ingress ACL Rule Table1 Lower (IG\_ACL\_RULE\_TABLE1\_LOWER)*

Address: 0x1808133C

Access: Read/Write

Reset: 0x0

This register contains the ingress ACL Rule

Bit	Bit Name	Description
31:0	IG_ACL_RULE_TABLE_ENTRY	

**8.7.106***Ingress ACL Rule Table1 Upper (IG\_ACL\_RULE\_TABLE1\_UPPER)*

Address: 0x18081340

Access: Read/Write

Reset: 0x0

This register contains the ingress ACL Rule

Bit	Bit Name	Description
31:0	IG_ACL_RULE_TABLE_ENTRY	

**8.7.107***Ingress ACL Rule Table2 Lower (IG\_ACL\_RULE\_TABLE2\_LOWER)*

Address: 0x18081344

Access: Read/Write

Reset: 0x0

This register contains the ingress ACL Rule Table2 entry lower bits.

Bit	Bit Name	Description
31:0	IG_ACL_RULE_TABLE_ENTRY	Ingress ACL rule table entry bits[159:128]

**8.7.108 Ingress ACL Rule Table2 Upper (IG\_ACL\_RULE\_TABLE2\_UPPER)**

Address: 0x18081348

Access: Read/Write

Reset: 0x0

This register contains the ingress ACL Rule Table2 entry upper bits.

Bit	Bit Name	Description
31:0	IG_ACL_RULE_TABLE_ENTRY	Ingress ACL rule table entry bits[191:160]

**8.7.109 Ingress ACL Rule Table3 Lower (IG\_ACL\_RULE\_TABLE3\_LOWER)**

Address: 0x1808134C

Access: Read/Write

Reset: 0x0

This register contains the ingress ACL Rule Table3 entry lower bits.

Bit	Bit Name	Description
31:0	IG_ACL_RULE_TABLE_ENTRY	

**8.7.110 Ingress ACL Rule Table3 Upper (IG\_ACL\_RULE\_TABLE3\_UPPER)**

Address: 0x18081350

Access: Read/Write

Reset: 0x0

This register contains the ingress ACL Rule

Bit	Bit Name	Description
31:0	IG_ACL_RULE_TABLE_ENTRY	

**8.7.111 Egress ACL Rule Table0 Lower (EG\_ACL\_RULE\_TABLE0\_LOWER)**

Address: 0x18081354

Access: Read/Write

Reset: 0x0

This register contains the egress ACL Rule

Bit	Bit Name	Description
31:0	EG_ACL_RULE_TABLE_ENTRY	

**8.7.112 Egress ACL Rule Table0 Upper (EG\_ACL\_RULE\_TABLE0\_UPPER)**

Address: 0x18081358

Access: Read/Write

Reset: 0x0

This register contains the egress ACL Rule Table0 entry upper bits.

Bit	Bit Name	Description
31:0	EG_ACL_RULE_TABLE_ENTRY	Egress ACL rule table entry bits[63:32]

**8.7.113 Egress ACL Rule Table1 Lower (EG\_ACL\_RULE\_TABLE1\_LOWER)**

Address: 0x1808135C

Access: Read/Write

Reset: 0x0

This register contains the egress ACL Rule Table1 entry lower bits.

Bit	Bit Name	Description
31:0	EG_ACL_RULE_TABLE_ENTRY	Egress ACL rule table entry bits[95:64]

**8.7.114 Egress ACL Rule Table1 Upper (EG\_ACL\_RULE\_TABLE1\_UPPER)**

Address: 0x18081360

Access: Read/Write

Reset: 0x0

This register contains the egress ACL Rule Table1 entry upper bits.

Bit	Bit Name	Description
31:0	EG_ACL_RULE_TABLE_ENTRY	

**8.7.115 Egress ACL Rule Table2 Lower (EG\_ACL\_RULE\_TABLE2\_LOWER)**

Address: 0x18081364

Access: Read/Write

Reset: 0x0

This register contains the egress ACL Rule

Bit	Bit Name	Description
31:0	EG_ACL_RULE_TABLE_ENTRY	

**8.7.116 Egress ACL Rule Table2 Upper (EG\_ACL\_RULE\_TABLE2\_UPPER)**

Address: 0x18081368

Access: Read/Write

Reset: 0x0

This register contains the egress ACL Rule

Bit	Bit Name	Description
31:0	EG_ACL_RULE_TABLE_ENTRY	

**8.7.117 Egress ACL Rule Table3 Lower (EG\_ACL\_RULE\_TABLE3\_LOWER)**

Address: 0x1808136C

Access: Read/Write

Reset: 0x0

This register contains the egress ACL Rule Table3 entry lower bits.

Bit	Bit Name	Description
31:0	EG_ACL_RULE_TABLE_ENTRY	Egress ACL rule table entry bits[223:192]

**8.7.118 Egress ACL Rule Table3 Upper (EG\_ACL\_RULE\_TABLE3\_UPPER)**

Address: 0x18081370

Access: Read/Write

Reset: 0x0

This register contains the egress ACL Rule Table3 entry upper bits.

Bit	Bit Name	Description
31:0	EG_ACL_RULE_TABLE_ENTRY	Egress ACL rule table entry bits[255:224]

## 8.8 MBOX Registers

Table 8-9 summarizes the MBOX registers for the AR9341.

Table 8-9. MBOX Registers Summary

Address	Name	Description	Page
0x180A0008	MBOX_FIFO_STATUS	Non-Destructive FIFO Status Query	<a href="#">page 174</a>
0x180A000C	SLIC_MBOX_FIFO_STATUS	Non-Destructive SLIC FIFO Status Query	<a href="#">page 174</a>
0x180A0010	MBOX_DMA_POLICY	Mailbox DMA Engine Policy Control	<a href="#">page 175</a>
0x180A0014	SLIC_MBOX_DMA_POLICY	SLIC Mailbox DMA Engine Policy Control	<a href="#">page 176</a>
0x180A0018	MBOX_DMA_RX_DESCRIPTOR_BASE	Mailbox Rx DMA Descriptors Base Address	<a href="#">page 176</a>
0x180A001C	MBOX_DMA_RX_CONTROL		<a href="#">page 177</a>
0x180A0020	MBOX_DMA_TX_DESCRIPTOR	Mailbox Tx DMA Descriptors Base Address	<a href="#">page 177</a>
0x180A0024	MBOX_DMA_TX_CONTROL		<a href="#">page 178</a>
0x180A0028	SLIC_DMA_RX_DESCRIPTOR_B	SLIC Rx DMA Descriptors Base Address	<a href="#">page 178</a>
0x180A002C	SLIC_DMA_RX_CONTROL		<a href="#">page 179</a>
0x180A0030	SLIC_DMA_TX_DESCRIPTOR_B	SLIC Tx DMA Descriptors Base Address	<a href="#">page 179</a>
0x180A0034	SLIC_DMA_TX_CONTROL		<a href="#">page 180</a>
0x180A0038			<a href="#">page 180</a>
0x180A003C	SLIC_MBOX_FRAME		<a href="#">page 180</a>
0x180A0040			<a href="#">page 181</a>
0x180A0044	MBOX_INT_STATUS		<a href="#">page 181</a>
0x180A0048	SLIC_MBOX_INT_STATUS	SLIC_MBOX Related Interrupt Status	<a href="#">page 182</a>
0x180A004C	MBOX_INT_ENABLE		<a href="#">page 182</a>
0x180A0050	SLIC_MBOX_INT_ENABLE	SLIC_MBOX Related Interrupt Enables	<a href="#">page 183</a>
0x180A0058	MBOX_FIFO_RESET		<a href="#">page 183</a>
0x180A005C	SLIC_MBOX_FIFO_RESET	SLIC Reset and Clear MBOX FIFOs	<a href="#">page 183</a>

### 8.8.1 Non-Destructive FIFO Status Query (MBOX\_FIFO\_STATUS)

Address: 0x180A0008

Access: Read-Only

Reset: See field description

This register returns the status of the mailbox FIFOs. This register may be read at any time without changing the mailbox state.

Bit	Bit Name	Reset	Description
31:3	RES	0x0	Reserved
2	EMPTY	0x1	MBOX 0 Tx FIFO is empty (I2S)
1	RES	0x0	Reserved
0	FULL	0x0	MBOX 0 Tx FIFO is full (I2S)



### 8.8.2 Non-Destructive SLIC FIFO Status Query (SLIC\_MBOX\_FIFO\_STATUS)

Address: 0x180A000C

Access: Read-Only

Reset: See field description

This register returns the status of the SLIC mailbox FIFOs. This register may be read at any time without changing the SLIC mailbox state.

Bit	Bit Name	Reset	Description
31:2	RES	0x0	Reserved
1	EMPTY	0x1	SLIC Mbox TX FIFO is empty (I2S)
0	FULL	0x0	MBOX 0 Tx FIFO is full (I2S0)

### 8.8.3 Mailbox DMA Engine Policy Control (MBOX\_DMA\_POLICY)

Address: 0x180A0010

Access: Read/Write

Reset: See field description

Controls the queue service policy of the mailbox DMA engines. The Rx and Tx engines can be programmed independently to service their queues in round robin or strict priority order. The engines can also be programmed to make a new queue choice at the end of messages or individual descriptors. The default mode is round robin decisions being made at

Bit	Bit Name	Reset	Description
31:12	RES		
11	TX_16BIT_SWAP	0x0	If set, will swap bytes within a 16-bit word in the Tx direction
10	RX_16BIT_SWAP	0x0	If set, will swap bytes within a 16-bit word in the Rx direction
9	TX_END_SWAP	0x0	If set, will swap bytes in a 32-bit word in the Tx Direction
8	RX_END_SWAP	0x0	If set, will swap bytes in a 32-bit word in the Rx Direction
7:4	TX_FIFO_THRESH0	0x4	Threshold for MBOX Tx FIFO in units of words (0 maps to 0 bytes, 1 maps to 4 bytes, etc). Reaching this threshold is a trigger for MBOX Tx
3:0			

#### 8.8.4 SLIC Mailbox DMA Engine Policy Control (SLIC\_MBOX\_DMA\_POLICY)

Address: 0x180A0014

Access: Read/Write

Reset: See field description

Controls the queue service policy of the SLIC mailbox DMA engines. The Rx and Tx engines can be programmed independently to service

their queues in round robin or strict priority order. The engines can also be programmed to make a new queue choice at the end of messages or individual descriptors. The default mode is round robin decisions being made at the end of each message.

Bit	Bit Name	Reset	Description
31:12	RES	0x0	Reserved
11	TX_16BIT_SWAP	0x0	If set, will swap bytes within a 16-bit word in SLIC Tx direction
10	RX_16BIT_SWAP	0x0	If set, will swap bytes within a 16-bit word in SLIC Rx direction
9	TX_END_SWAP	0x0	If set, will swap bytes in a 32-bit word in SLIC Tx Direction
8	RX_END_SWAP	0x0	If set, will swap bytes in a 32-bit word in SLIC Rx Direction
7:4	TX_FIFO_THRESH0	0x4	Threshold for SLIC MBOX Tx FIFO in units of words (0 maps to 0 bytes, 1 maps to 4 bytes, etc). Reaching this threshold is a trigger for MBOX Tx
3:0	RES		

#### 8.8.5 Rx DMA Descriptors Base Address (MBOX\_DMA\_RX\_DESCRIPTOR\_BASE)

Address: 0x180A0018

Access: Read/Write

Reset: 0x0

Holds the starting address of the descriptor chain for mailbox 0's Rx direction transfers. The DMA engine starts by fetching a descriptor from this address when the START bit in the DMA\_RX\_CONTROL register is set. All DMA descriptors must be 4-byte aligned, so the register's bottom two bits of the contents, as

well as the bottom two bits of the next descriptor field of the individual descriptors are ignored and assumed to be zeros by the DMA engine. For the purposes of the DMA engine, RX direction is defined to be transfers from the chip to the host interface (nominally, data received from the antenna) and the Tx direction is defined to be transfers from the host interface to the chip (nominally, data to be

Bit	Bit Name	Description
31:28	RES	Reserved
27:2	ADDRESS	Most significant 26 bits of the 4-byte-aligned address of the first descriptor in the DMA chain
1:0	RES	Reserved

### 8.8.6 Rx DMA Control (MBOX\_DMA\_RX\_CONTROL)

Address: 0x180A001C

Access: Read/Write

Reset: 0x0

Controls the operational state of the DMA engine for mailbox 0's Rx direction transfers. The register should always be written in a one shot manner (only one of the operations should be specified) and can be polled to see if the desired operation has taken effect (indicated by the clearing of the corresponding bit). The DMA engine starts out stopped and must be kicked off for the first time with a START operation. The START operation causes the DMA engine to start fetching a descriptor at the address specified by the [Descriptors Base Address](#)

(MBOX\_DMA\_RX\_DESCRIPTOR\_BASE)" register. Once this first descriptor has been fetched, if the DMA engine ever catches up with a CPU-owned descriptor, it can be requested to re-fetch the descriptor that it stalled on by programming the RESUME operation. Software can stop the operation of the DMA engine by programming the STOP operation. When the STOP operation is programmed, the DMA engine stops transfers immediately if it was already idle or at the end of the transfer of the current descriptor it is working on if it was busy. Note that this may leave incomplete messages in the mailbox FIFOs if the message in progress is scattered or gathered across multiple descriptors.

Bit	Bit Name	Description
31:3	RES	Reserved
2	RESUME	Programming a 1 to this field causes a potentially stalled (due to having caught up with CPU-owned descriptors) DMA engine to resume its transfers by refetching the last descriptor it had fetched and found to be CPU-owned. Software can use RESUME operations to add descriptors to the end of the descriptor chain (only modifying CPU-owned descriptors) in a race-free atomic manner. If the RESUME operation is programmed and the DMA engine is not stalled, it has no effect and is automatically cleared.
1	START	Programming a one to this field causes the DMA engine to start transferring data by <a href="#">"Rx DMA Descriptors Base Address"</a> register. The START operation should usually be used only when the DMA engine is known to be stopped (after power-on or
0	STOP	Programming a one to this field causes the DMA engine to stop transferring any more data from this descriptor chain (after the current descriptor is completed, if a transfer is already

### 8.8.7 Tx DMA Descriptors Base Address (MBOX\_DMA\_TX\_DESCRIPTOR\_BASE)

Address: 0x180A0020

Access: Read/Write

Reset: 0x0

See the description for the register ["Rx DMA](#)

(MBOX\_DMA\_RX\_DESCRIPTOR\_BASE)", as applied to mailbox 0's Tx direction transfers.

Bit	Bit Name	Description
31:28	RES	Reserved
27:2	ADDRESS	Most significant 26 bits of the 4-byte-aligned address of the first descriptor in the DMA chain
1:0	RES	Reserved

### 8.8.8 Tx DMA Control (MBOX\_DMA\_TX\_CONTROL)

Address: 0x180A0024

Access: Read/Write

Reset: 0x0

See the description for the register “Rx DMA Control (MBOX\_DMA\_RX\_CONTROL)”.

Bit	Bit Name	Description
31:3	RES	Reserved
2	RESUME	Programming a one to this field causes a potentially stalled (due to having caught up with CPU-owned descriptors) DMA engine to resume its transfers by re-fetching the last descriptor it had fetched and found to be CPU-owned. Software can use RESUME operations to keep adding descriptors to the end of the descriptor chain (only modifying CPU-owned descriptors) in a race free atomic manner. If the RESUME operation is programmed and the DMA engine is not stalled, it has no effect and is automatically cleared.
1	START	Programming a one to this field causes the DMA engine to start transferring “Tx DMA Descriptors Base register. The START operation should usually be used only when the DMA engine is known to be stopped (after power-on or SOC reset) or after an explicit STOP operation.
0	STOP	Programming a one to this field causes the DMA engine to stop transferring any more data from this descriptor chain (after the current descriptor is completed, if

### 8.8.9 SLIC Rx DMA Descriptors Base Address (SLIC\_DMA\_RX\_DESCRIPTOR\_BASE)

Address: 0x180A0028

Access: Read/Write

Reset: 0x0

Holds the starting address of the descriptor chain for the mailbox’s Rx direction transfers. The DMA engine starts by fetching a descriptor from this address when the START bit in the “SLIC Rx DMA Control (SLIC\_DMA\_RX\_CONTROL)”

All DMA descriptors must be 4-byte aligned, so the register’s bottom two bits of the

bottom two bits of the next descriptor field of the individual descriptors are ignored and assumed to be zeros by the DMA engine. For the purposes of the DMA engine, RX direction is defined to be transfers from the chip to the host interface (nominally, data received from the antenna) and the Tx direction is defined to be transfers from the host interface to the chip (nominally, data to be transmitted to the antenna).

Bit	Bit Name	Description
31:28	RES	Reserved. Must be written with zero. Contains zeros when read.
27:2	ADDRESS	Most significant 26 bits of the 4-byte-aligned address of the first descriptor in the DMA chain
1:0	RES	Reserved. Must be written with zero. Contains zeros when read.

### 8.8.10 SLIC Rx DMA Control (SLIC\_DMA\_RX\_CONTROL)

Address: 0x180A002C

Access: Read/Write

Reset: 0x0

Controls the operational state of the DMA engine for the mailbox's Rx direction transfers. The register should always be written in a one shot manner (only one of the operations should be specified) and can be polled to see if the desired operation has taken effect (indicated by the clearing of the corresponding bit). The DMA engine starts out stopped and must be kicked off for the first time with a START operation. The START operation causes the DMA engine to start fetching a descriptor at the address specified by the [Descriptors Base Address](#)

([SLIC\\_DMA\\_RX\\_DESCRIPTOR\\_BASE](#))" register. Once this first descriptor has been fetched, if the DMA engine ever catches up with a CPU-owned descriptor, it can be requested to re-fetch the descriptor that it stalled on by programming the RESUME operation. Software can stop the operation of the DMA engine by programming the STOP operation. When the STOP operation is programmed, the DMA engine stops transfers immediately if it was already idle or at the end of the transfer of the current descriptor it is working on if it was busy. Note that this may leave incomplete messages in the mailbox FIFOs if the message in progress is scattered or gathered across multiple descriptors.

Bit	Bit Name	Description
31:3	RES	Reserved. Must be written with zero. Contains zeros when read.
2	RESUME	Programming a 1 to this field causes a potentially stalled (due to having caught up with CPU-owned descriptors) DMA engine to resume its transfers by refetching the last descriptor it had fetched and found to be CPU-owned. Software can use RESUME operations to add descriptors to the end of the descriptor chain (only modifying CPU-owned descriptors) in a race-free atomic manner. If the RESUME operation is programmed and the DMA engine is not stalled, it has no effect and is automatically cleared.
1	START	Programming a one to this field causes the DMA engine to start transferring data by <a href="#">"SLIC Rx DMA Descriptors Base Address"</a> register. The START operation should usually be used only when the DMA engine is known to be stopped (after power on or SOC
0	STOP	Programming a one to this field causes the DMA engine to stop transferring any more data from this descriptor chain (after the current descriptor is completed, if a transfer is already

### 8.8.11 SLIC Tx DMA Descriptors Base Address (SLIC\_DMA\_TX\_DESCRIPTOR\_BASE)

Address: 0x180A0030

Access: Read/Write

Reset: 0x0

See the description for the register ["Rx DMA Descriptors Base Address \(MBOX\\_DMA\\_RX\\_DESCRIPTOR\\_BASE\)"](#), as applied to mailbox 0's Tx direction transfers.

Bit	Bit Name	Description
31:28	RES	Reserved
27:2	ADDRESS	Most significant 26 bits of the 4-byte-aligned address of the first descriptor in the DMA chain
1:0	RES	Reserved

**8.8.12 SLIC Tx DMA Control (SLIC\_DMA\_TX\_CONTROL)**

Address: 0x180A0034

Access: Read/Write

Reset: 0x0

See the description for the register “Rx DMA Control (MBOX\_DMA\_RX\_CONTROL)”.

Bit	Bit Name	Description
31:3	RES	Reserved
2	RESUME	Programming a one to this field causes a potentially stalled (due to having caught up with CPU-owned descriptors) DMA engine to resume its transfers by re-fetching the last descriptor it had fetched and found to be CPU-owned. Software can use RESUME operations to keep adding descriptors to the end of the descriptor chain (only modifying CPU-owned descriptors) in a race free atomic manner. If the RESUME operation is programmed and the DMA engine is not stalled, it has no effect and is automatically cleared.
1	START	Programming a one to this field causes the DMA engine to start transferring data by “SLIC Tx DMA Descriptors Base register. The START operation should usually be used only when the DMA engine is known to be stopped (after
0	STOP	Programming a one to this field causes the DMA engine to stop transferring any more data from this descriptor chain (after the current descriptor is completed, if a transfer

**8.8.13 Mailbox FIFO Status (MBOX\_FRAME)**

Address: 0x180A0038

Access: Read-Only

Reset: See field description

Bit	Bit Name	Reset	Description
31:3	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
2	RX_EOM	0x0	Rx FIFO contains a data byte with the EOM end of message marker set in the
1	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	RX_SOM	0x1	Rx FIFO contains a data byte with the SOM start of message marker set in the corresponding mailbox; a SOM byte always follows an EOM byte from the

**8.8.14 SLIC Mailbox FIFO Status (SLIC\_MBOX\_FRAME)**

Address: 0x180A003C

Access: Read-Only

Reset: See field description

Bit	Bit Name	Reset	Description
31:2	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
1	RX_EOM	0x0	Rx FIFO contains a data byte with the EOM end of message marker set in the corresponding SLIC mailbox
0	RX_SOM	0x1	Rx FIFO contains a data byte with the SOM start of message marker set in the corresponding SLIC mailbox; a SOM byte always follows an EOM byte from the previous message

**8.8.15 FIFO Timeout Period (FIFO\_TIMEOUT)**

Address: 0x180A0040

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:9	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
8	ENABLE	0x1	0 FIFO timeouts are disabled
			1 FIFO timeouts are enabled
7:0	VALUE	0xFF	Timeout value (in ms) when CORE_CLK = 40 MHz, or in 0.5 ms when CORE_CLK=80 MHz; should never be set to 0

**8.8.16 MBOX Related Interrupt Status (MBOX\_INT\_STATUS)**

Address: 0x180A0044

Access: Read/Write-1-to-Clear

Reset: 0x0

Bit		
31:11		Reserved. Must be written with zero. Contains zeros when read.
10	RX_DMA_COMPLETE	MBOX Rx DMA completion (one descriptor completed) interrupts
9		Reserved. Must be written with zero. Contains zeros when read.
8	TX_DMA_EOM_COMPLETE	MBOX Tx DMA completion of EOM (descriptor with EOM flag
7		Reserved. Must be written with zero. Contains zeros when read.
6	TX_DMA_COMPLETE	MBOX Tx DMA completion (one descriptor completed) interrupts
5	TX_OVERFLOW	MBOX Tx overflow error; the overflow condition is the same as the host
4	RX_UNDERFLOW	MBOX Rx underflow error; the underflow condition is the same as the
3		Reserved. Must be written with zero. Contains zeros when read.
2	TX_NOT_EMPTY	TX_NOT_EMPTY pending interrupt for Tx mailboxes; bit sets when the
1		Reserved. Must be written with zero. Contains zeros when read.
0	RX_NOT_FULL	RX_NOT_FULL pending interrupt for Rx mailboxes; bit sets when one or more exist

**8.8.17 SLIC MBOX Related Interrupt Status (SLIC\_MBOX\_INT\_STATUS)**

Address: 0x180A0048

Access: Read/Write-1-to-Clear

Reset: 0x0

Bit	Bit Name	Description
31:7	RES	Reserved. Must be written with zero. Contains zeros when read.
6	RX_DMA_COMPLETE	SLIC mailbox Rx DMA completion (one descriptor completed) interrupts
5	TX_DMA_EOM_COMPLETE	SLIC mailbox Tx DMA completion of EOM (descriptor with EOM flag completed) interrupts
4	TX_DMA_COMPLETE	SLIC mailbox Tx DMA completion (one descriptor completed) interrupts
3	TX_OVERFLOW	SLIC MBOX Tx overflow error; the overflow condition is the same as
2	RX_UNDERFLOW	SLIC MBOX Rx underflow error; the underflow condition is the same
1	TX_NOT_EMPTY	TX_NOT_EMPTY pending interrupt for SLIC Tx mailboxes; bit sets
0	RX_NOT_FULL	RX_NOT_FULL pending interrupt for SLIC Rx mailboxes; bit sets

**8.8.18 MBOX Related Interrupt Enables (MBOX\_INT\_ENABLE)**

Address: 0x180A0028

This register is used to mask/enable interrupts

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12		
11:10	RX_DMA_COMPLETE	Enable per mailbox Rx DMA completion interrupts
9:8	TX_DMA_EOM_COMPLETE	Enable per mailbox Tx DMA completion of end of message interrupts
7:6	TX_DMA_COMPLETE	Enable per mailbox Tx DMA completion interrupts
5	TX_OVERFLOW	Enable MBOX Tx overflow error
4	RX_UNDERFLOW	Enable MBOX Rx overflow error
3:2	TX_NOT_EMPTY	Enable TX_NOT_EMPTY interrupts from MBOX Tx FIFOs
		Bit [0] Enable MBOX 0 TX_NOT_EMPTY interrupt
		Bit [1] Enable MBOX 1 TX_NOT_EMPTY interrupt
1:0	RX_NOT_FULL	Enable RX_NOT_EMPTY interrupts from MBOX RX FIFOs
		Bit [0] Enable MBOX 0 RX_NOT_EMPTY interrupt
		Bit [1] Enable MBOX 1 RX_NOT_EMPTY interrupt



**8.8.19 SLIC MBOX Related Interrupt Enables (SLIC\_MBOX\_INT\_ENABLE)**

Address: 0x180A0050

Access: Read/Write

Reset: 0x0

This register is used to mask/enable interrupts to the CPU.

Bit	Bit Name	Description
31:7	RES	Reserved. Must be written with zero. Contains zeros when read.
6	RX_DMA_COMPLETE	SLIC mailbox Rx DMA completion interrupts
5	TX_DMA_EOM_COMPLETE	Enable SLIC mailbox Tx DMA completion of end of message interrupts
4	TX_DMA_COMPLETE	Enable SLIC mailbox Tx DMA completion interrupts
3	TX_OVERFLOW	Enable SLIC MBOX Tx overflow error
2	RX_UNDERFLOW	Enable SLIC MBOX Rx overflow error
1	TX_NOT_EMPTY	Enable TX_NOT_EMPTY interrupts from SLIC MBOX Tx FIFOs
0	RX_NOT_FULL	Enable RX_NOT_EMPTY interrupts from SLIC MBOX RX FIFOs

**8.8.20 Reset and Clear MBOX FIFOs (MBOX\_FIFO\_RESET)**

Address: 0x180A0058

Access: Read/Write

Reset: 0x0

Resets and clears data from MBOX FIFOs. This register should only be written to when no DMAs are in progress. For stereo applications, it is recommended that MBOX FIFOs be reset at the beginning of each new audio stream (new VoIP call, new song, etc.) The stereo block should also be reset when the FIFOs are reset,

Bit	Bit Name	Description
31:4		
3:2	RX_INIT	Writing a 1 causes a Rx FIFO reset. The register is automatically reset to 0, and
1:0	TX_INIT	Writing a 1 will cause a TX FIFO reset. The register is automatically reset to 0,

**8.8.21 SLIC Reset and Clear MBOX FIFOs (SLIC\_MBOX\_FIFO\_RESET)**

Address: 0x180A005C

Access: Read/Write

Reset: 0x0

Resets and clears data from SLIC MBOX FIFOs. This register should only be written to when no DMAs are in progress.

Bit	Bit Name	Description
31:3	RES	Reserved. Must be written with zero. Contains zeros when read.
1	RX_INIT	Writing a 1 causes a Rx FIFO reset. The register is automatically reset to 0, and will always return 0 on a read.
0	TX_INIT	Writing a 1 will cause a Tx FIFO reset. The register is automatically reset to 0, and will always return 0 on a read.

## 8.9 SLIC Registers

Table 8-10 summarizes the SLIC registers for the AR9341.

Table 8-10. SLIC Registers Summary

Address	Name	Description	Page
0x180A9000	SLIC_SLOT	SLIC Slots	<a href="#">page 184</a>
0x180A9004	SLIC_CLOCK_CONTROL	SLIC Clock Control	<a href="#">page 184</a>
0x180A9008	SLIC_CTRL	SLIC Control	<a href="#">page 185</a>
0x180A900C	SLIC_TX_SLOTS1	SLIC Tx Slots1 Control	<a href="#">page 185</a>
0x180A9010	SLIC_TX_SLOTS2	SLIC Tx Slots2 Control	<a href="#">page 185</a>
0x180A9014	SLIC_RX_SLOTS1		<a href="#">page 185</a>
0x180A9018	SLIC_TX_SLOTS2		<a href="#">page 185</a>
0x180A901C	SLIC_TIMING_CTRL		<a href="#">page 186</a>
0x180A9020			<a href="#">page 187</a>
0x180A9024			<a href="#">page 187</a>

### 8.9.1 SLIC Slots (SLIC\_SLOT)

Address: 0x180A9000

Access: Read/Write

Reset: See field description

This register indicates the maximum number of time slots supported by the connected SLIC device. The AR9341 supports 1 to 64 slots, each

Bit	Bit Name	Reset	Description
31:7	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
6:0	SEL		

### 8.9.2 SLIC Clock Control (SLIC\_CLOCK\_CONTROL)

Address: 0x18090004

Access: Read/Write

Reset: 0x0

This register defines the divider value of AUDIO\_PLL\_CLK. A value of “1” indicates

division by 2, “2” indicates division by 4 and so on. This value needs to be programmed based on the PLL\_CLK frequency and maximum number of slots programmed using the “SLIC Slots (SLIC\_SLOT)” on [page 184](#).

Bit	Bit Name	Description
31:6	RES	Reserved. Must be written with zero. Contains zeros when read.
5:0	DIV	Defines the divider value of AUDIO_PLL_CLK.

### 8.9.3 SLIC Control (SLIC\_CTRL)

Address: 0x18090008  
Access: Read/Write  
Reset: See field description

This register defines the various control signals of the SLIC controller.

Bit	Bit Name	Reset	Description
31:4	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
3	CLK_EN	0x0	Acts as a clock gate enable. It gates the AUDIO_PLL/external clock.
2	MASTER_SLAVE	0x1	Used to select the mode for SLIC control functionality
			0 Slave mode. Indicates that the AR9341 is a device on the PCM Highway and FS and SLIC_PCM_CLK are inputs.
			1 Master mode. Indicates that the AR9341 is the master on the PCM highway and will drive the Frame Sync and SLIC_PCM_CLK signal.
1	SLIC_EN	0x0	Enables the total SLIC controller functionality either in master or slave mode
0	RES	0x0	Reserved

### 8.9.4 SLIC Tx Slots 1 (SLIC\_TX\_SLOTS1)

Address: 0x1809000C  
Access: Read/Write  
Reset: 0x0

This register defines the LSB 32 Tx slots, each bit corresponds to one of the 64 slots. Write a 1

Bit	Bit Name	Description
31:0	ONEHOT	Slots to be enabled. A 1 in any bit indicates the corresponding time slot is enabled.

### 8.9.5 SLIC Tx Slots 2 (SLIC\_TX\_SLOTS2)

Address: 0x18090010  
Access: Read/Write  
Reset: 0x0

This register defines the MSB 32 Tx slots, each bit corresponds to one of the 64 slots. Write a 1

Bit	Bit Name	Description
31:0	ONEHOT	Slots to be enabled. A 1 in any bit indicates the corresponding time slot is enabled.

### 8.9.6 SLIC Rx Slots 1 (SLIC\_RX\_SLOTS1)

Address: 0x18090014  
Access: Read/Write  
Reset: 0x0

This register defines the LSB 32 Rx slots, each bit corresponds to one of the 64 slots. Write a 1 to enable a particular slot.

Bit	Bit Name	Description
31:0	ONEHOT	Slots to be enabled. A 1 in any bit indicates the corresponding time slot is enabled.

### 8.9.7 SLIC Rx Slots 2 (SLIC\_RX\_SLOTS2)

Address: 0x18090018  
Access: Read/Write  
Reset: 0x0

This register defines the MSB 32 Rx slots, each bit corresponds to one of the 64 slots. Write a 1 to enable a particular slot.

Bit	Bit Name	Description
31:0	ONEHOT	Slots to be enabled. A 1 in any bit indicates the corresponding time slot is enabled.

### 8.9.8 SLIC Timing Control (SLIC\_TIMING\_CTRL)

Address: 0x1809001C

Access: Read/Write

Reset: See field description

This register sets the timing control related bits for FRAME\_SYNC and data.

Bit	Bit Name	Reset	Description
31:12	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
11	RXDATA_SAMPLE_POS_EXTENDED	0x0	This bit, along with RX_DATA_SAMPLE_POS, provides a 3-bit field which controls when data will be sampled with respect to the frame sync posedge.
			000 Rx Data sampled at the second posedge of the BIT_CLK after the framesync
			001 Rx Data sampled at the second negedge of BIT_CLK after framesync
			010 Rx Data sampled at the third negedge of BIT_CLK after framesync
			011 Rx Data sampled at the third posedge of BIT_CLK after framesync
			100 Rx Data will be sampled at the fourth posedge of BIT_CLK after framesync
			101 Rx Data will be sampled at the first posedge of BIT_CLK framesync
10	TXDATA_FS_SYNC_EXTEND	0x0	This bit (MSB), along with TXDATA_FS_SYNC field, provides a 3-bit field which controls software when Tx data will be shifted out with respect to the frame sync
			000 Tx data will be sent at the first posedge of BIT_CLK after frame sync
			001 Tx data will be sent at the first negedge of BIT_CLK after frame sync
			010 Tx data will be sent in the second posedge of BIT_CLK after frame sync
			011 Tx data will be sent at the second negedge of BIT_CLK after frame sync
			100 Tx data will be sent in the third posedge of BIT_CLK after frame sync
			101 Tx data will be sent in the third posedge of BIT_CLK after frame sync
9	DATAOEN_ALWAYS		
8:7	RXDATA_SAMPLE_POS	0x0	This field, along with the RXDATA_SAMPLE_POS_EXTEND bit, provides a 3-bit field which controls when data will be sampled with respect to frame sync posedge. See the descriptions for RXDATA_SAMPLE_POS_EXTEND.
6:5	TXDATA_FS_SYNC	0x1	This field, along with the TXDATA_FS_SYNC_EXTEND bit, provides a 3-bit field which controls when data will be sampled with respect to frame sync posedge. See
4:2	LONG_FSCLKS	0x0	This field depends on the LONG_FS. If the LONG_FS = 1, then this field specifies then number of BIT_CLKs for which FS is high.
			0 1 BIT_CLK
			... ...
			7 8 BIT_CLKs
1	FS_POS	0x1	This field determines the relation between BIT_CLK and Framesync when the AR9341 is in master mode
			0 Send FS at the negative edge of the BIT_CLK
			1 Send FS at the positive edge of the BIT_CLK
0	LONG_FS	0x1	0 FS is high for a half bit clock
			1 FS is high for more than 1 BIT_CLK duration

### 8.9.9 SLIC Interrupt (SLIC\_INTR)

Address: 0x18090020

Access: Read/Write

Reset: See field description

This register controls the SLIC interrupt and SLIC status registers.

Bit	Bit Name	Reset	Description
31:6	RES	0x0	Reserved
5	STATUS	0x0	Indicates unexpected Framesync received interrupt
4:1	RES	0xF	Reserved
0	MASK	0x1	0 Indicates the unexpected Framesync interrupt is MASKED
			1 Indicates the interrupt is enabled

### 8.9.10 SLIC Swap (SLIC\_SWAP)

Address: 0x18090024

Access: Read/Write

Reset: 0x0

This register denotes the bit level swap registers at byte boundary for both Tx and Rx

Bit	Bit Name	Description
31:2		Reserved. Must be written with zero. Contains zeros when read.
1		
0		

### 8.10 Stereo Registers

Table 8-11 summarizes the stereo registers for the AR9341.

Table 8-11. Stereo Registers Summary

Address	Name	Description	Page
0x180B0000	STEREO_CONFIG	Configure Stereo Block	<a href="#">page 188</a>
0x180B0004	STEREO_VOLUME	Set Stereo Volume	<a href="#">page 190</a>
0x180B0008	STEREO_MASTER_CLOCK	Stereo Master Clock	<a href="#">page 191</a>
0x180B000C	STEREO_TX_SAMPLE_CNT_LSB	Tx Sample Counter	<a href="#">page 191</a>
0x180B0010	STEREO_TX_SAMPLE_CNT_MSB	Tx Sample Counter	<a href="#">page 191</a>
0x180B0014	STEREO_RX_SAMPLE_CNT_LSB		<a href="#">page 191</a>
0x180B0018	STEREO_RX_SAMPLE_CNT_MSB	Rx Sample Counter MSB	<a href="#">page 191</a>

#### 8.10.1 Configure Stereo Block (STEREO\_CONFIG)

Address: 0x180B0000

This register controls the basic configuration of

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:24	RES	Reserved.	Must be written with zero. Contains zeros when read.
23	SPDIF_ENABLE	0x0	Enables the SP
22	REFCLK_SEL	0x0	Enables stereo to choose from external reference clock through a GPIO input
21	ENABLE	0x0	
20	MIC_RESET	0x0	Resets the MIC buffers
19	RESET	0x0	S state; Should be written to 1 when any of the data word sizes change, or if data synchronization is lost. Hardware will
18	I2S_DELAY	0x1	No delay: I2S_WS is available one clock cycle before data
		0	No delay
		1	One I2S_CLK delay: I2S_WS is asserted on the same CLK edge as the data
17	PCM_SWAP	0x0	This bit is used for swapping byte order of PCM samples
16	MIC_WORD_SIZE	0x0	Causes configures microphone word size:
		0	16-bit PCM words
		1	32-bit PCM words

15:14	STEREO_MONO	0x0	Causes configures stereo or mono	
			0x0	Stereo
			0x1	Mono from channel 0
			0x2	Mono from channel 1
			0x3	Reserved
13:12	DATA_WORD_SIZE	0x0	Controls the word size loaded into the PCM register from the MBOX FIFO. Data word size:	
			0x0	8 bits/word
			0x1	16 bits/word
			0x2	24 bits/word
			0x3	32 bits/word
11	I2S_WORD_SIZE	0x0	S DAC. When set to 32 bit words, S word size:	
10	MCK_SEL	0x0	When a DAC master clock is required, this field selects the raw clock source between divided audio clock and input master clock (MCLK_IN)	
9	SAMPLE_CNT_CLEAR_TYPE	0x0	Indicates the strategy used to clear the sample counter Tx and Rx registers	
			0	Write an explicit zero data through software to the Tx and Rx sample
			1	A software read of the Tx and Rx sample counter registers clears the
8	MASTER	0x1	This field controls the I2S_CK and I2S_WS master	
			0	External DAC is the master and drives I2S_CK and I2S_WS
			1	The AR9341 is the master and drives I2S_CK and I2S_WS
7:0	POSEDGE	0x2	Counts in units of MCLK and can be calculated as follows: S bit clock (I2S_SCK):  Where $DIV = MCLK / (SAMPLE\_RATE * I2S\_WORD\_SIZE * 2 \text{ channels})$ ; a common example, a 44.1 KSps sample rate with 32 bits/word and a 11.2896 MHz MCLK would yield: $DIV = 11.2896\text{MHz} / (44.1 \text{ KSps} * 32 \text{ bits/word} * 2) = 4$ ■ Identify the relationship between I2S_SCK and SPDIF_SCK: If I2S_WORD_SIZE=16, then $I2S\_SCK = SPDIF\_SCK / 4$ If I2S_WORD_SIZE=32, then $I2S\_SCK = SPDIF\_SCK / 2$ Note that SPDIF is always 32 bits per word. ■ Determine the value of this register (POSEDGE): $SPDIF\_SCK = MCLK / POSEDGE$	

**8.10.2 Set Stereo Volume (STEREO\_VOLUME)**

Address: 0x180B0004

Access: Read/Write

Reset: 0x0

This register digitally attenuates or increases the volume level of the stereo output. Volume is adjusted in 6-dB steps. If the gain is set too high, the PCM values saturate and waveform clipping occurs.

Bit	Bit Name	Description																												
31:13	RES	Reserved. Must be written with zero. Contains zeros when read.																												
12:8	CHANNEL1	Channel 1 gain/attenuation. Setting the gain above +7 is not supported. A 5 bit number; the MSB is a sign bit, the others are magnitude:																												
		<table><tr><th>Binary (Decimal)</th><th>Result</th></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr></table>	Binary (Decimal)	Result																										
		Binary (Decimal)	Result																											
7:5	RES	Reserved. Must be written with zero. Contains zeros when read.																												
4:0	CHANNEL0	Channel 0 gain/attenuation. Setting the gain above +7 is not supported. A 5 bit number; the MSB is a sign bit, the others are magnitude:																												
		<table><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td>10001 (-1)</td><td>-6 dB</td></tr><tr><td>10000 (0)</td><td>0 dB</td></tr><tr><td>00000 (0)</td><td>0 dB</td></tr><tr><td>00001 (+1)</td><td>+6 dB</td></tr><tr><td>...</td><td>...</td></tr><tr><td>00111 (+7)</td><td>+42 dB (maximum gain)</td></tr><tr><td>01000 (+8)</td><td>Reserved</td></tr><tr><td>...</td><td>...</td></tr><tr><td>...</td><td>...</td></tr><tr><td>01111 (+15)</td><td>Reserved</td></tr></table>									10001 (-1)	-6 dB	10000 (0)	0 dB	00000 (0)	0 dB	00001 (+1)	+6 dB	...	...	00111 (+7)	+42 dB (maximum gain)	01000 (+8)	Reserved	...	...	...	...	01111 (+15)	Reserved
		10001 (-1)	-6 dB																											
		10000 (0)	0 dB																											
		00000 (0)	0 dB																											
		00001 (+1)	+6 dB																											
		...	...																											
		00111 (+7)	+42 dB (maximum gain)																											
		01000 (+8)	Reserved																											
		...	...																											
		...	...																											
01111 (+15)	Reserved																													



**8.10.3 Stereo Master Clock (STEREO\_MASTER\_CLOCK)**

Address: 0x180B0008

Access: Read/Write

Reset: 0x0

This register is used to configure the stereo block.

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
15:0	MCK_SEL	Master clock select

**8.10.4 Tx Sample Counter (STEREO\_TX\_SAMPLE\_CNT\_LSB)**

Address: 0x180B000C

Access: Read/Write

Reset: 0x0

This register counts the number of Tx samples transmitted by stereo. This register holds the 16

Bit	Bit Name	Description
31:16		
15:0	CH0	Holds the 16 LSBs of Tx CH0 sample counter; also, these are the 16 LSBs of the

**8.10.5 Tx Sample Counter (STEREO\_TX\_SAMPLE\_CNT\_MSB)**

Address: 0x180B0010

Access: Read/Write

Reset: 0x0

This register counts the number of Tx samples transmitted by stereo. This register holds only the 16 MSBs of the sample counter.

Bit	Bit Name	Description
31:16		
15:0	CH0	Holds the 16 MSBs of Tx CH0 sample counter; also, these are the 16 LSBs of

**8.10.6 Rx Sample Counter (STEREO\_RX\_SAMPLE\_CNT\_LSB)**

Address: 0x180B0014

Access: Read/Write

Reset: 0x0

This register counts the number of Rx samples transmitted by stereo. This register holds only the 16 LSBs of the sample counter.

Bit	Bit Name	Description
31:16	CH1	Holds the 16 LSBs of Rx CH1 sample counter
15:0	CH0	Holds the 16 LSBs of Rx CH0 sample counter

**8.10.7 Rx Sample Counter (STEREO\_RX\_SAMPLE\_CNT\_MSB)**

Address: 0x180B0018

Access: Read/Write

Reset: 0x0

This register counts the number of Rx samples transmitted by stereo. This register holds only the 16 MSBs of the sample counter.

Bit	Bit Name	Description
31:16	CH1	Holds the 16 MSBs of Rx CH1 sample counter
15:0	CH0	Holds the 16 MSBs of Rx CH0 sample counter

### 8.11 WDMA Registers

Table 8-12 shows the mapping of the general DMA and Rx-related (WMAC interface) registers.

Table 8-12. WDMA Registers

Offset	Name	Description	Page
0x18100008	CR	Command	<a href="#">page 193</a>
0x18100014	CFG	Configuration and Status	<a href="#">page 193</a>
0x18100018	RXBUFPTR_THRESH	Rx DMA Data Buffer Pointer Threshold	<a href="#">page 194</a>
0x1810001C	TXDPPTR_THRESH	Tx DMA Descriptor Pointer Threshold	<a href="#">page 194</a>
0x18100020	MIRT	Maximum Interrupt Rate Threshold	<a href="#">page 194</a>
0x18100024			<a href="#">page 195</a>
0x18100028	TIMT		<a href="#">page 195</a>
0x1810002C	RIMT		<a href="#">page 195</a>
0x18100030	TXCFG		<a href="#">page 196</a>
0x18100034	RXCFG		<a href="#">page 196</a>
0x18100040	MIBC		<a href="#">page 197</a>
0x18100064			<a href="#">page 197</a>
0x18100068	GTTM		<a href="#">page 197</a>
0x1810006C			<a href="#">page 198</a>
0x18100070	RXDP_SIZE		<a href="#">page 198</a>
0x18100074	RX_QUEUE_HP_RXDP	Lower 32 bits of MAC Rx High Priority Queue RXDP Pointer	<a href="#">page 198</a>
0x18100078	RX_QUEUE_LP_RXDP	Lower 32 bits of MAC Rx Low Priority Queue RXDP Pointer	<a href="#">page 198</a>
0x18100080	ISR_P		<a href="#">page 199</a>
0x18100084	ISR_S0		<a href="#">page 200</a>
0x18100088	ISR_S1		<a href="#">page 200</a>
0x1810008C	ISR_S2		<a href="#">page 201</a>
0x18100090	ISR_S3		<a href="#">page 202</a>
0x18100094	ISR_S4		<a href="#">page 202</a>
0x18100098	ISR_S5		<a href="#">page 202</a>
0x181000A0	IMR_P		<a href="#">page 203</a>
0x181000A4	IMR_S0		<a href="#">page 204</a>
0x181000A8	IMR_S1		<a href="#">page 204</a>
0x181000AC	IMR_S2	Secondary Interrupt Mask 2	<a href="#">page 205</a>
0x181000B0	IMR_S3	Secondary Interrupt Mask 3	<a href="#">page 205</a>
0x181000B4	IMR_S4	Secondary Interrupt Mask 4	<a href="#">page 206</a>
0x181000B8	IMR_S5	Secondary Interrupt Mask 5	<a href="#">page 206</a>
0x181000C0	ISR_P_RAC	Primary Interrupt Status Read-and-Clear	<a href="#">page 206</a>
0x181000C4	ISR_S0_S	Secondary Interrupt Status 0 (Shadow Copy)	<a href="#">page 207</a>
0x181000C8	ISR_S1_S	Secondary Interrupt Status 1 (Shadow Copy)	<a href="#">page 207</a>
0x181000D0	ISR_S2_S	Secondary Interrupt Status 2 (Shadow Copy)	<a href="#">page 207</a>
0x181000D4	ISR_S3_S	Secondary Interrupt Status 3 (Shadow Copy)	<a href="#">page 207</a>
0x181000D8	ISR_S4_S	Secondary Interrupt Status 4 (Shadow Copy)	<a href="#">page 207</a>
0x181000DC	ISR_S5_S	Secondary Interrupt Status 5 (Shadow Copy)	<a href="#">page 207</a>

**8.11.1 Command (CR)**

Offset: 0x18100008

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:7	RES	Reserved
6	SWI	Software interrupt; this bit is one-shot/auto-cleared, so it always reads as 0
5	RXD	Rx disabled
4	RES	Reserved
3	RXE_HP	Receive enabled; this read-only bit indicates RxDMA status for HP frames. Set when software writes to the RxBP register and cleared when RxDMA runs out of RxBP or when RxD is asserted.
2	RXE_LP	Receive enabled; this read-only bit indicates RxDMA status for LP frames. Set when software writes to RXBUFPTR_THRESH register and cleared when RxDMA runs out of
1:0	RES	Reserved

**8.11.2 Configuration and Status (CFG)**

Offset: 0x18100014

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:19	RES		
18:17	FULL_THRESHOLD	0x0	Host interface master request queue full threshold
16:13	RES		
12	CFG_HALT_ACK	0x0	DMA halt status
11	CFG_HALT_REQ	0x0	DMA halt in preparation for reset request
			1 Request DMA logic to stop so software can reset the MAC Bit [12] indicates when the halt has taken effect; the DMA halt is not recoverable; once software sets bit [11] to request a DMA halt, software must wait for bit [12] to be set and reset the MAC.
10	CFG_CLKGATE_DIS	0x0	Clock gating disable
			0 Allow clock gating in all DMA blocks to operate normally
			1 Disable clock gating in all DMA blocks (for debug use)
9:6	RES	0x0	Reserved
5	REG_CFG_ADHOC	0x0	AP/ad hoc indication
			0 AP mode: MAC is operating either as an access point (AP) or as a station (STA) in a BSS
			1 Ad hoc mode: MAC is operating as a STA in an independent basic service set (IBSS)
4	MODE_MMR	0x0	Byteswap register access (MMR) data words
3	MODE_RCV_DATA	0x0	Byteswap Rx data buffer words
2	MODE_RCV_DESC	0x0	Byteswap Rx descriptor words
1	MODE_XMIT_DATA	0x0	Byteswap Tx data buffer words
0	MODE_XMIT_DESC	0x0	Byteswap Tx descriptor words

**8.11.3 Rx DMA Data Buffer Pointer Threshold (RXBUFPTR\_THRESH)**

Offset: 0x18100018

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:15	RES	Reserved
14:8	LP_DATA	Indicates the Rx DMA data buffer pointer threshold. An interrupt will be asserted (if enabled) if the number of available data buffer pointers is less than this threshold. There is a separate threshold for high and low priority buffers.
7:4	RES	Reserved
3:0	HP_DATA	Indicates the Rx DMA data buffer pointer threshold. An interrupt will be asserted (if enabled) if the number of available data buffer pointers is less than this threshold.

**8.11.4 Tx DMA Descriptor Pointer Threshold (TXDPPTPTR\_THRESH)**

Offset: 0x1810001C

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:4	RES	Reserved
3:0	DATA	Indicates the Tx DMA descriptor pointer threshold. An interrupt will be asserted (if enabled) if the number of available descriptor pointers for any of the 10 queues is less

**8.11.5 Maximum Interrupt Rate Threshold (MIRT)**

Offset: 0x18100020

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:16	RES	Reserved
15:0	INTR_RATE_THRESH	Maximum interrupt rate threshold This register is described in $\mu$ s up to a maximum of 65.535 ms. If this register is 0x0, the interrupt mitigation mechanism is disabled. The maximum interrupt rate timer is started when either the TXINTM or RXINTM status bits are set. TXMINTR or RXMINTR are asserted at this time. No future TXINTM or RXINTM events can cause the TXMINTR or RXMINTR to be asserted until this timer has expired. If both the TXINTM and RXINTM status bits are set while the timer is expired then the TXMINTR and RXMINTR will round robin between the two.

### 8.11.6 Interrupt Global Enable (IER)

Offset: 0x18100024

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:1	RES	Reserved
0	REG_IER	Enable hardware signaling of interrupts

### 8.11.7 Tx Interrupt Mitigation Thresholds (TIMT)

Offset: 0x18100028

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:16	TX_FIRST_PKT_THRESH	is up to a maximum of 65.535 ms. If this register is 0x0, the interrupt mitigation mechanism is disabled. The Tx first packet timer starts counting after any Tx completion. If the timer is still counting when the next Tx completion occurs, it resets and starts over. The first Tx packet timer expires when either the last Tx packet threshold equals the last Tx packet timer count or the first Tx packet
15:0	TX_LAST_PKT_THRESH	is up to a maximum of 65.535 ms. If this register is 0x0, the interrupt mitigation mechanism is disabled. The Tx last packet timer starts counting after any Tx completion. If the timer is still counting when the next Tx completion occurs, it resets and starts over. The last Tx packet timer expires when either the last Tx packet threshold equals the last Tx packet timer count or the first Tx packet

### 8.11.8 Rx Interrupt Mitigation Thresholds (RIMT)

Offset: 0x1810002C

Access: Read/Write

Reset: Undefined

Bit	Bit Name	Description
31:16	RX_FIRST_PKT_THRESH	Receive first packet threshold This register is in $\mu$ s up to a maximum of 65.535 ms. If this register is 0x0, the interrupt mitigation mechanism is disabled. The Rx first packet timer starts counting after any receive completion. If the timer is still counting when the next receive completion occurs, it resets and starts over. The first receive packet timer expires when either the last receive packet threshold equals the last receive packet timer count or the first receive packet threshold equals the first receive packet timer count.
15:0	RX_LAST_PKT_THRESH	Receive last packet threshold This register is in $\mu$ s up to a maximum of 65.535 ms. If this register is 0x0, the interrupt mitigation mechanism is disabled. The Rx last packet timer starts counting after any receive completion. If the timer is still counting when the next receive completion occurs, it resets and starts over. The last receive packet timer expires when either the last receive packet threshold equals the last receive packet timer count or the first receive packet threshold equals the first receive packet timer count.

**8.11.9 Tx Configuration (TXCFG)**

Offset: 0x18100030

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:18	RES	0x0	Reserved
17	DIS_RETRY_UNDERRUN	0x1	Disable retry of underrun packets
		0	Underrun packets will retry indefinitely
		1	Underrun packets will quit after first underrun attempt and write status indicating underrun
16:10	RES	0x0	Reserved
9:4	TXCFG_TRIGLVL	0x1	Frame trigger level Specifies the minimum number of bytes, in units of 64 bytes, which must be DMAed into the PCU TXFIFO before the PCU initiates sending the frame on the air. Resets to 0x1 (meaning 64 Bytes or a full
3	RES		
2:0	TXCFG_DMA_SIZE	0x5	Maximum DMA request size for master reads

**8.11.10 Rx Configuration (RXCFG)**

Offset: 0x18100034

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:5			
4:3	ZERO_LEN_DMA_EN	0x0	Zero-length frame DMA enable
		0	Disable DMA of all zero-length frames. In this mode, the DMA logic suppresses all zero-length frames. Reception of zero-length frames is invisible to the host (they neither appear in host memory nor consume a Rx descriptor).
		1	Reserved
		2	Enable DMA of all zero-length frames. In this mode, all zero-length frames (chirps, double-chirps, and non-chirps) are DMAed into host memory just like normal (non-zero-length) frames.
		3	Reserved
2:0	DMA_SIZE	0x4	Maximum DMA size for master writes; (See the encodings for the register <a href="#">“Tx Configuration (TXCFG)”</a> on <a href="#">page 196</a> )

**8.11.11 MIB Control (MIBC)**

Offset: 0x18100040

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:4	RES	0x0	Reserved
3	STROBE	0x0	MIB counter strobe. This bit is a one-shot and always reads as zero. For writes:
			0 No effect
			1 Causes every MIB counter to increment by one
2	CLEAR	0x1	Clear all counters
1	FREEZE	0x1	Freeze all counters
0	RES	0x0	Reserved

**8.11.12 Global Tx Timeout (GTT)**

Offset: 0x18100064

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:16	LIMIT	Timeout limit (in TU: 1024
15:0	COUNT	Timeout counter (in TU: 1024 The current value of the timeout counter that is reset on every transmit. If no Tx frame is queued up and ready to transmit, the timeout counter stays at 0 or else the counter s. If the timeout counter is equal to or greater than the timeout limit, the global transmit timeout interrupt is set in the ISR. This mechanism can be used to detect whether a Tx frame is ready and is unable to be transmitted.

**8.11.13 Global Tx Timeout Mode (GTTM)**

Offset: 0x18100068

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:4		
3	CST_USEC_STROBE	CST $\mu$ s strobe; if this bit is set, then the CST timer will not use the TU based strobe but rather use the $\mu$ s strobe to increment the timeout counter.
2	RESET_ON_CHAN_IDLE	Reset count on chan idle low. Reset count every time channel idle is low.
1	IGNORE_CHAN_IDLE	Ignore channel idle; if this bit is set then the GTT timer does not increment if the channel idle indicates the air is busy or NAV is still counting down.
0	USEC_STROBE	$\mu$ s strobe; if this bit is set then the GTT timer will not use the TU based strobe but rather use a $\mu$ s strobe to increment the timeout counter.

**8.11.14 Carrier Sense Timeout (CST)**

Offset: 0x1810006C

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:16	LIMIT	Timeout limit (in TU: 1024 $\mu$ s). On reset, this value is set to 0 TU.
15:0	COUNT	Timeout counter (in TU: 1024 $\mu$ s) The current value of the timeout counter that is reset on every transmit. If no Tx frame is queued up and ready to transmit, the timeout counter stays at 0 or the counter increments every 1024 $\mu$ s. If the timeout counter is equal to or greater than the timeout limit then carrier sense timeout (CST) interrupt is set in the ISR. This counter starts counting if any queues are ready for Tx. It continues counting when RX_CLEAR is low, which is useful to determine whether the transmit is stuck because RX_CLEAR is low for a long time.

**8.11.15 Size of High and Low Priority (RXDP\_SIZE)**

Offset: 0x18100070

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
31:13	RES	Reserved
12:8	HP	Indicates the size of high priority RXDP FIFO
7:0	LP	Indicates the size of low priority RXDP FIFO

**8.11.16 MAC Rx High Priority Queue RXDP Pointer (RX\_QUEUE\_HP\_RXDP)**

Offset: 0x18100074

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	ADDR	MAC Rx high priority queue RXDP pointer

**8.11.17 MAC Rx Low Priority Queue RXDP Pointer (RX\_QUEUE\_LP\_RXDP)**

Offset: 0x18100078

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	ADDR	MAC Rx low priority queue RXDP pointer



### 8.11.18 Primary Interrupt Status (ISR\_P)

Offset: 0x18100080

Access: Read/Write-One-to-Clear

Reset: 0x0

#### NOTE:

- The bits that are logical ORs of bits in the secondary ISRs are generated by logically ORing the secondary ISR bits after the secondary ISR bits have been masked with the appropriate bits from the corresponding secondary interrupt mask register.
- A write of one to a bit that is a logical OR of bits in a secondary ISR clears the secondary ISR bits from which the primary ISR bit is generated. E.g.: A write of a one to the TXOK bit (bit [6]) in ISR\_P clears all 10 TXOK bits in ISR\_S0 (bits [9:0] of “Secondary Interrupt Status 0 (ISR\_S0)”).

- Only the bits in this register (ISR\_P) and the primary interrupt mask register (“Primary Interrupt Mask (IMR\_P)”) control whether the MAC’s interrupt output is asserted. The bits in the several secondary interrupt status/mask registers control what bits are set in the primary interrupt status register; however, the IMR\_S\* registers do not determine whether an interrupt is asserted. That is, an interrupt is asserted only when the logical AND of ISR\_P and IMR\_P is non-zero. The secondary interrupt mask/status registers affect which bits are set in ISR\_P, but do not directly affect whether an interrupt is asserted.

Bit	Bit Name	Description
31	RXINTM	Rx completion interrupt after mitigation; either the first Rx packet or last Rx packet interrupt mitigation count has reached its threshold (see the register “Rx Interrupt
30	TXINTM	Tx completion interrupt after mitigation; either the first Tx packet or last Tx packet interrupt mitigation count has reached its threshold (see the register “Tx Interrupt
29	RES	Reserved
28	GENTMR	Logical OR of all GENERIC TIMER bits in the secondary ISR 5 which include the GENERIC_TIMER_THRESH[7:0],
27	QTRIG	Logical OR of all QTRIG bits in secondary ISR 4; indicates that at least one QCU's frame
26	QCBURN	Logical OR of all QCBURN bits in secondary ISR 3; indicates that at least one QCU's frame scheduling trigger event occurred when no frames were present on the queue
25	QCBROVF	Logical OR of all QCBROVF bits in secondary ISR 3; indicates that at least one QCU's CBR expired counter has reached the value of the QCU's CBR_OVR_THRESH register bits [31:24])
24	RXMINTR	RXMINTR maximum receive interrupt rate; same as RXINTM with the added requirement that maximum interrupt rate count has reached its threshold; this
23	BCNMISC	Miscellaneous beacon-related interrupts This bit is the Logical OR of the CST, GTT, TIM, CABEND, DTIMSYN, BCNT, CABTO, TSFOOR, DTIM, and TBTT_TIME bits in secondary ISR 2.
22:21	RES	Reserved
20	BNR	Beacon not ready Indicates that the QCU marked as being used for beacons received a DMA beacon alert when the queue contained no frames.
19	TXMINTR	TXMINTR maximum Tx interrupt rate
18	BMISS	The PCU indicates that it has not received a beacon during the previous N (N is programmable) beacon periods
17	BRSSI	The PCU indicates that the RSSI of a beacon it has received has fallen below a programmable threshold
16	SWBA	The PCU has signalled a software beacon alert
15	RXKCM	Key cache miss; a frame was received with a set key cache miss Rx status bit
14	RXPHY	The PHY signalled an error on a received frame

Bit	Bit Name	Description
13	SWI	Software interrupt signalled; see the register “ <a href="#">Command (CR)</a> ” on <a href="#">page 193</a>
12	MIB	One of the MIB regs has reached its threshold
11	TXURN	Logical OR of all TXURN bits in secondary ISR 2. Indicates that the PCU reported a txfifo underrun for at least one QCU’s frame
10	TXEOL	Logical OR of all TXEOL bits in secondary ISR 1; indicates that at least one Tx desc fetch state machine has no more Tx descs available
9	RES	Reserved
8	TXERR	Logical OR of all TXERR bits in secondary ISR 1; indicates that at least one frame was completed with an error, regardless of whether the InterReq bit was set
7	RES	Reserved
6	TXOK	Logical OR of all TXOK bits in secondary ISR 0; indicates that at least one frame was completed with no errors and at the requested rate, regardless of whether the InterReq bit was set.
5	RXORN	RxFIFO overrun
4	RXEOL	Rx descriptor fetch logic has no more Rx descs available
3	RXNOFR	No frame was received for RXNOFR timeout clocks
2	RXERR	The frame was received with errors
1	RXOK_LP	Low priority frame was received with no errors
0	RXOK_HP	High priority frame was received with no errors

#### 8.11.19 Secondary Interrupt Status 0 (ISR\_S0)

Offset: 0x18100084

Access: Read/Write-One-to-Clear

Reset: 0x0

Bit	Bit Name	Description
31:10	RES	Reserved
9	TXOK[9]	TXOK for QCU 9
...	...	...
1	TXOK[1]	TXOK for QCU 1
0	TXOK[0]	TXOK for QCU 0

#### 8.11.20 Secondary Interrupt Status 1 (ISR\_S1)

Offset: 0x18100088

Access: Read/Write-One-to-Clear

Reset: 0x0

Bit	Bit Name	Description
31:26	RES	Reserved
25	TXEOL[9]	TXEOL for QCU 9
...	...	...
17	TXEOL[1]	TXEOL for QCU 1
16	TXEOL[0]	TXEOL for QCU 0
15:10	RES	Reserved
9	TXERR[9]	TXERR for QCU 9
...	...	...
1	TXERR[1]	TXERR for QCU 1
0	TXERR[0]	TXERR for QCU 0

**8.11.21 Secondary Interrupt Status 2 (ISR\_S2)**

Offset: 0x1810008C

Access: Read/Write-One-to-Clear

Reset: 0x0

Bit	Bit Name	Description
31	TBTT_TIME	TBTT-referenced timer interrupt; indicates the PCU's TBTT-referenced timer has elapsed.
30	TSFOOR	TSF out of range; indicates that the corrected TSF received from a beacon differs from the PCU's internal TSF by more than a (programmable) threshold
29	DTIM	A beacon was received with the DTIM bit set and a DTIM count value of zero. Beacons with a set DTIM bit but a non-zero DTIM count do not generate it.
28	CABTO	CAB timeout; a beacon was received that indicated that the STA should expect to receive CAB traffic. However, the PCU's CAB timeout expired either because the STA received no CAB traffic, or because the STA received some CAB traffic but never received a CAB frame with the more data bit clear in the frame control field (which
27	BCNTO	Beacon timeout; a TBTT occurred and the STA began waiting to receive a beacon, but no beacon was received before the PCU's beacon timeout expired
26	DTIMSYNC	DTIM synchronization lost; a beacon was received that was expected to be a DTIM but was not, or a beacon was received that was not expected to be a DTIM but was
25	CABEND	End of CAB traffic; a CAB frame was received with the more data bit clear in the
24	TIM	A beacon was received with the local STA's bit set in the TIM element
23	GTT	Global Tx timeout; indicates the GTT count
22	CST	Carrier sense timeout; indicates the CST count    than the CST limit
21:10	RES	Reserved
9	TXURN[9]	TXURN for QCU 9
...		
1	TXURN[1]	TXURN for QCU 1
0	TXURN[0]	TXURN for QCU 0

**8.11.22 Secondary Interrupt Status 3 (ISR\_S3)**

Offset: 0x18100090

Access: Read/Write-One-to-Clear

Reset: 0x0

Bit	Bit Name	Description
31:26	RES	Reserved
25	QCBURN[9]	QCBURN for QCU 9
...	...	...
17	QCBURN[1]	QCBURN for QCU 1
16	QCBURN[0]	QCBURN for QCU 0
15:10	RES	Reserved
9	QCBROVF[9]	QCBROVF for QCU 9
1	QCBROVF[1]	QCBROVF for QCU 1
...	...	...
0	QCBROVF[0]	QCBROVF for QCU 0

**8.11.23 Secondary Interrupt Status 4 (ISR\_S4)**

Offset: 0x18100094

Access: Read/Write-One-to-Clear

Reset: 0x0

Bit	Bit Name	Description
31:10	RES	Reserved
9	QTRIG[9]	QTRIG for QCU 9
...	...	...
1	QTRIG[1]	QTRIG for QCU 1
0	QTRIG[0]	QTRIG for QCU 0

**8.11.24 Secondary Interrupt Status 5 (ISR\_S5)**

Offset: 0x18100098

Access: Read/Write-One-to-Clear

Reset: 0x0

The trigger indicates that the TSF matched or exceeded the timer. The threshold is set when

GENERIC\_TIMER\_THRESH value. The GENERIC\_TIMER overflow occurs when the TSF exceeds the timer by  
 Timer + Period,  
 indicating incorrect software programming. The  
 GENERIC\_TIMER 0 threshold was removed because  
 timer 0 is special and does not generate threshold  
 event.

Bit	Bit Name	Description
31	GENERIC_TIMER[15]	GENERIC_TIMER 15 threshold
...	...	...
17	GENERIC_TIMER[11]	GENERIC_TIMER 1 threshold
16	GENERIC_TIMER_OVERFLOW	GENERIC_TIMER overflow
15	GENERIC_TIMER_TRIGGER[15]	GENERIC_TIMER 15 trigger
...	...	...
1	GENERIC_TIMER_TRIGGER[1]	GENERIC_TIMER 1 trigger
0	GENERIC_TIMER_TRIGGER[0]	GENERIC_TIMER 0 trigger

### 8.11.25 Primary Interrupt Mask (IMR\_P)

Offset: 0x181000A0

Access: Read/Write

Reset: 0x0

**NOTE:** Only the bits in this register control whether the MAC's interrupt outputs are asserted. The bits in the secondary interrupt mask registers control what bits are set in the "Primary Interrupt Mask (IMR\_P)" register; however, the IMR\_S\* registers do not determine whether an interrupt is asserted.

Bit	Bit Name	Description
31	RXINTM	RXINTM interrupt enable
30	TXINTM	TXINTM interrupt enable
29	RES	Reserved
28	GENTMR	GENTMR interrupt enable
27	QTRIG	QTRIG interrupt enable
26	QCBURN	QCBURN interrupt enable
25	QCBROVF	QCBROVF interrupt enable
24	RXMINTR	RXMINTR interrupt enable
23	BCNMISC	BCNMISC interrupt enable
22:21	RES	Reserved
20	BNR	BNR interrupt enable
19	TXMINTR	TXMINTR interrupt enable
18	BMISS	BMISS interrupt enable
17	BRSSI	BRSSI interrupt enable
16	SWBA	SWBA interrupt enable
15	RXKCM	RXKCM interrupt enable
14	RXPHY	RXPHY interrupt enable
13	SWI	SWI interrupt enable
12	MIB	MIB interrupt enable
11	TXURN	TXURN interrupt enable
10	TXEOL	TXEOL interrupt enable
9	TXNOFR	TXNOFR interrupt enable
8	TXERR	TXERR interrupt enable
7	RES	Reserved
6	TXOK	TXOK interrupt enable
5	RXORN	RXORN interrupt enable
4	RXEOL	RXEOL interrupt enable
3	RXNOFR	RXNOFR interrupt enable
2	RXERR	RXERR interrupt enable
1	RXOK_LP	RXOK_LP interrupt enable
0	RXOK_HP	RXOK_HP interrupt enable

**8.11.26 Secondary Interrupt Mask 0 (IMR\_S0)**

Offset: 0x181000A4

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:10	RES	Reserved
9	TXOK[9]	TXOK for QCU 9 interrupt enable
...	...	...
1	TXOK[1]	TXOK for QCU 1 interrupt enable
0	TXOK[0]	TXOK for QCU 0 interrupt enable

**8.11.27 Secondary Interrupt Mask 1 (IMR\_S1)**

Offset: 0x181000A8

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:26	RES	Reserved
25	TXEOL[9]	TXEOL for QCU 9 interrupt enable
...	...	...
17	TXEOL[1]	TXEOL for QCU 1 interrupt enable
16	TXEOL[0]	TXEOL for QCU 0 interrupt enable
15:10	RES	Reserved
9	TXERR[9]	TXERR for QCU 9 interrupt enable
...	...	...
1	TXERR[1]	TXERR for QCU 1 interrupt enable
0	TXERR[0]	TXERR for QCU 0 interrupt enable

**8.11.28 Secondary Interrupt Mask 2 (IMR\_S2)**

Offset: 0x181000AC

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31	TBTT_TIME	TBTT_TIME interrupt enable
30	TSFOOR	TSFOOR interrupt enable
29	DTIM	DTIM interrupt enable
28	CABTO	CABTO interrupt enable
27	BCNTO	BCNTO interrupt enable
26	DTIMSYNC	DTIMSYNC interrupt enable
25	CABEND	CABEND interrupt enable
24	TIM	TIM interrupt enable
23	GTT	GTT interrupt enable
22	CST	CST interrupt enable
21:10	RES	Reserved
9	TXURN[9]	TXURN for QCU 9 interrupt enable
...		
1	TXURN[1]	TXURN for QCU 1 interrupt enable
0	TXURN[0]	TXURN for QCU 0 interrupt enable

**8.11.29 Secondary Interrupt Mask 3 (IMR\_S3)**

Offset: 0x181000B0

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:26	RES	Reserved
25	QCBURN[9]	QCBURN for QCU 9 interrupt enable
...		
17	QCBURN[1]	QCBURN for QCU 1 interrupt enable
16	QCBURN[0]	QCBURN for QCU 0 interrupt enable
15:10	RES	Reserved
9	QCBROVF[9]	QCBROVF for QCU 9 interrupt enable
...	...	...
1	QCBROVF[1]	QCBROVF for QCU 1 interrupt enable
0	QCBROVF[0]	QCBROVF for QCU 0 interrupt enable

**8.11.30 Secondary Interrupt Mask 4 (IMR\_S4)**

Offset: 0x181000B4

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:10	RES	Reserved
9	QTRIG[9]	QTRIG for QCU 9 interrupt enable
...	...	...
1	QTRIG[1]	QTRIG for QCU 1 interrupt enable
0	QTRIG[0]	QTRIG for QCU 0 interrupt enable

**8.11.31 Secondary Interrupt Mask 5 (IMR\_S5)**

Offset: 0x181000B8

Access: Read/Write-One-to-Clear

Reset: 0x0

The trigger indicates the TSF matched or exceeded the timer; threshold is set when the TSF exceeds the timer by the GENERIC\_TIMER\_THRESH value. The GENERIC\_TIMER overflow occurs when the TSF exceeds the timer by such a large amount Timer + Period, indicating incorrect software programming. The threshold GENERIC\_TIMER 0 was removed because timer 0 is special and does not generate a threshold event.

Bit		
31	GENERIC_TIMER_THRESHOLD[15]	GENERIC_TIMER_THRESHOLD 15
30	GENERIC_TIMER_THRESHOLD[14]	GENERIC_TIMER_THRESHOLD 14
...	...	...
18	GENERIC_TIMER_THRESHOLD[2]	GENERIC_TIMER_THRESHOLD 2
17	GENERIC_TIMER_THRESHOLD[1]	GENERIC_TIMER_THRESHOLD 1
16	GENERIC_TIMER_OVERFLOW	GENERIC_TIMER overflow enable
15	GENERIC_TIMER_TRIGGER[15]	GENERIC_TIMER 15 trigger enable
...	...	...
1	GENERIC_TIMER_TRIGGER[1]	GENERIC_TIMER 1 trigger enable
0	GENERIC_TIMER_TRIGGER[0]	GENERIC_TIMER 0 trigger enable

**8.11.32 Primary Interrupt Status Read and Clear (ISR\_P\_RAC)**

Offset: 0x181000C0

Access: Read-and-Clear (No Write Access)

Reset: 0x0

**NOTE:** A read from this location atomically:

- Copies all secondary ISRs into the corresponding secondary ISR shadow registers (ISR\_S0 is copied to ISR\_S0\_S, etc.)
- Clears all bits of the primary ISR (ISR\_P) and all bits of all secondary ISRs (ISR\_S0–ISR\_S4)
- Returns the contents of the primary ISR (ISR\_P)

Bit	Bit Name	Description
31:0	ISR_P	Same format as “Primary Interrupt Status (ISR_P)”



**8.11.33 Secondary Interrupt Status 0 (ISR\_S0\_S)**

Offset: 0x181000C4

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
31:0	ISR_S0	Same format as “Secondary Interrupt Status 0 (ISR_S0)”

**8.11.34 Secondary Interrupt Status 1 (ISR\_S1\_S)**

Offset: 0x181000C8

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
31:0		“Secondary Interrupt Status 1 (ISR_S1)”

**8.11.35 Secondary Interrupt Status 2 (ISR\_S2\_S)**

Offset: 0x181000D0

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
31:0		“Secondary Interrupt Status 2 (ISR_S2)”

**8.11.36 Secondary Interrupt Status 3 (ISR\_S3\_S)**

Offset: 0x181000D4

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
31:0		“Secondary Interrupt Status 3 (ISR_S3)”

**8.11.37 Secondary Interrupt Status 4 (ISR\_S4\_S)**

Offset: 0x181000D8

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
31:0	ISR_S0	Same format as “Secondary Interrupt Status 4 (ISR_S4)”

**8.11.38 Secondary Interrupt Status 5 (ISR\_S5\_S)**

Offset: 0x181000DC

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
31:0	ISR_S0	Same format as “Secondary Interrupt Status 5 (ISR_S5)”

## 8.12 WQCU Registers

The WQCU registers occupy the offset range 0x18100800–0x18100A40 in the AR9341 address space. The AR9341 has ten QCUs, numbered from 0 to 9.

Table 8-13. WQCU Registers

Offset	Name	Description	Page
0x18100800 + (Q << 2) <sup>[1]</sup>	Q_TXDP	Tx Queue Descriptor Pointer	<a href="#">page 208</a>
0x18100830	Q_STATUS_RING_START	QCU_STATUS_RING_START_ADDRESS Lower 32 bits of Address	<a href="#">page 209</a>
0x18100834	Q_STATUS_RING_END	QCU_STATUS_RING_END_ADDR	<a href="#">page 209</a>
0x18100838	Q_STATUS_RING_CURRENT	QCU_STATUS_RING_CURRENT	<a href="#">page 209</a>
0x18100840			<a href="#">page 209</a>
0x18100880			<a href="#">page 210</a>
0x181008C0 + (Q << 2)			<a href="#">page 210</a>
0x18100900 + (Q << 2)			<a href="#">page 210</a>
0x18100940			<a href="#">page 211</a>
0x18100980			<a href="#">page 211</a>
0x181009C0 + (Q << 2)			<a href="#">page 212</a>
0x18100A00 + (Q << 2)			<a href="#">page 214</a>
0x18100A40			<a href="#">page 214</a>
0x18100A44	Q_MAC_QCU_DESC_CRC_		<a href="#">page 214</a>

[1]The variable Q in the register addresses refers to the QCU number.

### 8.12.1 Tx Queue Descriptor (Q\_TXDP)

Offset: 0x18100800 + (Q < 2)

Access: Read/Write

Cold Reset: Undefined

Warm Reset: Unaffected

Bit	Bit Name	Description
31:2	TXDP	Tx descriptor pointer
1:0	RES	Reserved

**8.12.2 QCU\_STATUS\_RING\_START\_ADDRESS** *Lower 32 bits of Address (Q\_STATUS\_RING\_START)*

Offset: 0x18100830

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	ADDR	Lower 32 bits of QCU_STATUS_RING_START_ADDR

**8.12.3 QCU\_STATUS\_RING\_END\_ADDR** *Lower 32 Bits of Address (Q\_STATUS\_RING\_END)*

Offset: 0x18100834

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	ADDR	Lower 32 bits of QCU_STATUS_RING_END_ADDR

**8.12.4 QCU\_STATUS\_RING\_CURRENT** *Address (Q\_STATUS\_RING\_CURRENT)*

Offset: 0x18100838

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	ADDR	MAC_QCU_STATUS_RING_CURRENT_ADDRESS

**8.12.5 Tx Queue Enable (Q\_TXE)**

Offset: 0x18100840

Access: Read/Write

Reset: 0x0

Writing a 1 in bit position *N* sets the TXE  
. Writing a 0 in bit position *N* has  
no effect; in particular, it does not clear the TXE

Bit	Bit Name	Description
31:10	RES	Reserved
9	QCU_EN[9]	Enable QCU 9
...	...	...
1	QCU_EN[1]	Enable QCU 1
0	QCU_EN[0]	Enable QCU 0

### 8.12.6 Tx Queue Disable (Q\_TXD)

Offset: 0x18100880  
 Access: Read/Write  
 Reset: 0x0

**NOTE:**

To stop transmission for QCU *Q*:

1. Write a 1 to QCU *Q*'s TXD bit
2. Poll the “Tx Queue Enable (Q\_TXE)” register until QCU *Q*'s TXE bit is clear
3. Poll QCU *Q*'s “Misc. QCU Status (Q\_STS)” register until its pending frame count (Q\_STS bits [1:0]) is zero
4. Write a 0 to QCU *Q*'s TXD bit

At this point, QCU *Q* has shut down and has no frames pending in its associated DCU.

Software must not write a 1 to a QCU's TXE bit when that QCU's TXD bit is set; an undefined operation will result. Software must ensure that it sets a QCU's TXE bit only when the QCU's TXD bit is clear. It is fine to write a 0 to TXE when TXD is set, but this has no effect on the QCU.

Bit	Bit Name	Description
31:10	RES	Reserved
9	QCU_DIS[9]	Disable QCU 9
...	...	...
1	QCU_DIS[1]	Disable QCU 1
0	QCU_DIS[0]	Disable QCU 0

### 8.12.7 CBR Configuration (Q\_CBRCFG)

Offset: 0x181008C0 + (  
 Access: Read/Write  
 Reset: 0x0

Bit	Bit Name	Description
31:24	CBR_OVF_THRESH	CBR overflow threshold
23:0	CBR_INTV	CBR interval in

### 8.12.8 ReadyTime Configuration (Q\_RDYTIMECFG)

Offset: 0x18100900 + (  
 Access: Read/Write  
 Reset: 0x0

Bit	Bit Name	Description
31:25	RES	Reserved
24	RDYTIME_EN	ReadyTime enable
		0 Disable ReadyTime use
		1 Enable ReadyTime use
23:0	RDYTIME_DUR	ReadyTime duration in $\mu$ s

### 8.12.9 OneShotArm Set Control (Q\_ONESHOTARM\_SC)

Offset: 0x18100940  
Access: Read/Write  
Reset: 0x0

**NOTE:** A read to this register returns the current state of all OneShotArm bits (QCU *Q*'s OneShotArm bit is returned in bit position *Q*).

Bit	Bit Name	Description	
31:10	RES	Reserved	
9	ONESHOTARM[9]	0	No effect
		1	Set OneShot arm bit for QCU 9
...	...	...	
1	ONESHOTARM[1]	0	No effect
0	ONESHOTARM[0]	0	No effect

### 8.12.10 OneShotArm Clear Control (Q\_ONESHOTARM\_CC)

Offset: 0x18100980  
Access: Read/Write  
Reset: 0x0

A read to this register returns the current state of all OneShotArm bits (QCU *Q*'s OneShotArm bit is returned in bit position *Q*).

Bit	Bit Name	Description	
31:10			
9	ONESHOT_CLEAR[9]	0	No effect
...			
1	ONESHOT_CLEAR[1]	0	No effect
0	ONESHOT_CLEAR[0]	0	No effect

**8.12.11 Misc. QCU Settings (Q\_MISC)**

Offset: 0x181009C0 + (Q &lt; 2)

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:12	RES	0x0	Reserved
11	QCU_FR_ABORT_REQ_EN	0x1	DCU frame early termination request control
			0 Never request early frame termination. Once a frame enters the DCU, it will remain active until its normal retry count has been reached or the frame succeeds.
			1 Allow this QCU to request early frame termination. When requested, the DCU attempts to complete processing the frame
10	CBR_EXP_CNT_CLR_EN	0x0	CBR expired counter force-clear control. Write-only (always reads as zero).
9	TXE_CLR_ON_CBR_END		
			0 On expiration of ReadyTime or on VEOL, the TXE bit is not cleared. Only reaching the physical end-of-queue (that is, a NULL
			1 The TXE bit is cleared on expiration of ReadyTime, on VEOL, and
8	CBR_EXP_INC_LIMIT		
			0 The maximum CBR expired counter value is 255, but a CBROVF interrupt is generated when the counter reaches the value set in <a href="#">“CBR Configuration</a>
			1 The maximum CBR expired counter is limited to the value of the <a href="#">“CBR Configuration</a> register. Note that in addition to limiting the maximum CBR expired counter to this value, a CBROVF interrupt is also generated when the CBR expired counter reaches the CBR
7	QCU_IS_BCN	0x0	Beacon use indication. Indicates whether the QCU is being used for beacons
			0 QCU is being used for non-beacon frames only
			1 QCU is being used for beacon frames (and possibly for non-beacon frames)
6	CBR_EXP_INC_DIS_NOBCNFR	0x0	Disable the CBR expired counter increment if the frame scheduling trigger occurs and the QCU marked as being used for beacon transmission (i.e., the QCU that has bit [7] set in its <a href="#">“Misc. QCU Settings (Q_MISC)”</a> register) contains no frames
			0 Increment the CBR expired counter each time the frame scheduling trigger occurs, regardless of whether the beacon queue contains frames
			1 Increment the CBR expired counter only when both the frame scheduling trigger occurs and the beacon queue is valid (the beacon queue is valid whenever its TXE is asserted)

Bit	Bit Name	Reset	Description
5	CBR_EXP_INC_DIS_NOFR	0x0	Disable the CBR expired counter increment if the frame scheduling trigger occurs and the queue contains no frames
			0 Increment the CBR expired counter each time the frame scheduling trigger occurs, regardless of whether the queue contains frames
			1 Increment the CBR expired counter only when both the frame scheduling trigger occurs and the queue is valid (the queue is valid whenever TXE is asserted)
4	ONESHOT_EN	0x0	OneShot enable
			0 Disable OneShot function
			1 Enable OneShot function Note that OneShot must not be enabled when the QCU is set to an
3:0	FSP	0x0	Frame scheduling policy setting
			The QCU is enabled under control of the settings in the “CBR
			The QCU will be enabled at each occurrence of a DMA beacon
			In STA mode, the PCU indicates that a beacon frame has been received with the local STA’s bit set in the TIM element In IBSS mode, the PCU indicates that an ATIM frame has been
			The QCU will be enabled when the DCU that is marked as being used for beacon transmission (see bit [16] of the “Misc. DCU-register) indicates that it has sent
			The QCU will be enabled when the PCU indicates that it has received a beacon.
			6 HCF Poll gated The QCU will be enabled whenever the Rx HCF poll event occurs; the signals come from the PCU when a directed HCF poll frame type is received with valid FCS.
			15:7 Reserved

**8.12.12 Misc. QCU Status (Q\_STS)**

Offset: 0x18100A00 + (Q &lt; 2)

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
31:16	RES	Reserved
15:8	CBR_EXP	Current value of the CBR expired counter
7:2	RES	Reserved
1:0	FC	Pending frame count; Indicates the number of frames this QCU presently has pending in its associated DCU.

**8.12.13 ReadyTimeShutdown Status (Q\_RDYTIMESHDN)**

Offset: 0x18100A40

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:10		
9	READYTIME_SHUTDOWN[9]	ReadyTimeShutdown status for QCU 9
...		
1	READYTIME_SHUTDOWN[1]	ReadyTimeShutdown status for QCU 1
0	READYTIME_SHUTDOWN[0]	ReadyTimeShutdown status for QCU 0 On read, returns ReadyTimeShutdown indication. Write of:

**8.12.14 Descriptor CRC Check (MAC\_QCU\_DESC\_CRC\_CHK)**

Offset: 0x18100A44

Access: Read/Write

Reset: 0x1

Bit	Bit Name	Description
31:1	RES	Reserved
0	EN	QCU frame descriptor CRC check
		0 Disable CRC check on the descriptor fetched from HOST
		1 Enable CRC check on the descriptor fetched from HOST



### 8.13 WLAN DCU Registers

The WLAN DCU registers occupy the offset range 0x18101000–0x181012F0 in the AR9341 address space. The AR9341 has ten DCUs, numbered from 0 to 9.

Table 8-14. WLAN DCU Registers

Offset	Name	Description	Page
0x18101000 + (D << 2) <sup>[1]</sup>	D_QCUMASK	QCU Mask	<a href="#">page 215</a>
0x18101040 + (D << 2) <sup>[1]</sup>	D_LCL_IFS	DCU-Specific IFS Settings	<a href="#">page 216</a>
0x18101080 + (D << 2) <sup>[1]</sup>	D_RETRY_LIMIT	Retry Limits	<a href="#">page 216</a>
0x181010C0 + (     ) <sup>[1]</sup>	D_CHNTIME	ChannelTime Settings	<a href="#">page 216</a>
0x18101100 + (     )		Miscellaneous DCU-Specific Settings	<a href="#">page 217</a>
0x18101030	D_GBL_IFS_SIFS	DCU-Global IFS Settings: SIFS Duration	<a href="#">page 217</a>
0x18101070	D_GBL_IFS_SLOT	DCU-Global IFS Settings: Slot Duration	<a href="#">page 217</a>
0x181010B0	D_GBL_IFS_EIFS	DCU-Global IFS Settings: EIFS Duration	<a href="#">page 218</a>
0x181010F0		DCU-Global IFS Settings: Misc.	<a href="#">page 218</a>
0x18101270		DCU Transmit Pause Control/Status	<a href="#">page 219</a>
0x181012F0		DCU Transmission Slot Mask	<a href="#">page 219</a>

[1]The variable *D*

#### 8.13.1 QCU Mask (D\_QCUMASK)

Offset: 0x18101000 + (     )  
Access: Read/Write  
Cold Reset: 0x0  
Warm Reset: Unaffected

To achieve lowest power consumption, software should set this register to 0x0 for all DCUs that are not in use. The hardware detects that the QCU mask is set to zero and shuts down certain logic in response, helping to save power.

Bit	Bit Name	Description
31:10	RES	Reserved
9:0	QCU_MASK	QCU mask Setting bit Q means that QCU Q is associated with (i.e., feeds into) this DCU. These register have reset values which corresponding to a 1 to 1 mapping between QCUs and DCUs. A register offset of 0x1000 maps to 0x1, 0x1004 maps to 0x2, 0x1008 maps to 0x4, etc.

### 8.13.2 DCU-Specific IFS Settings (*D\_LCL\_IFS*)

Offset: 0x18101040 + (*D* < 2)

Access: Read/Write

Cold Reset: See field description

Warm Reset: Unaffected

Bit	Bit Name	Reset	Description
<b>When Long AIFS is 0:</b>			
31:28	RES	0x0	Reserved
27:20	DATA_AIFS_D[7:0]	0x2	AIFS value, in slots beyond SIFS; e.g., a setting of 2 (the reset value) means AIFS is equal to DIFS. <b>NOTE:</b> This field is 17 bits wide (including the 9 MSBs accessed using the AIFS field), but the maximum supported AIFS value is 0x1FFFC. Setting AIFS to 0x1FFFD, 0x1FFFE, or 0x1FFFF causes the DCU to hang.
19:10	DATA_CW_MAX	0x3FF	CW_MAX value; must be equal to a power of 2, minus 1
9:0	DATA_CW_MIN	0xF	CW_MIN value; must be equal to a power of 2, minus 1
<b>When Long AIFS is 1:</b>			
31:29	RES		
28	LONG_AIFS [DCU_IDX_D]	0x0	Long AIFS bit; used to read or write to the nine MSBs of the AIFS value
27:9	RES		
8:0	DATA_AIFS_D[16:8]	0x2	Upper nine bits of the AIFS value (see bits [27:20] listed in this register)

### 8.13.3 Retry Limits (*D\_RETRY\_LIMIT*)

Offset: 0x18101080 + (

Access: Read/Write

Cold Reset: See field description

Warm Reset: Unaffected

Bit	Bit Name	Reset	Description
31:20	RES	0x20	Reserved
19:14	SDFL	0x20	STA data failure limit: Specifies the number of times a frame's data exchange may fail before CW is reset to CW_MIN. Note: A value of 0x0 is unsupported.
13:8	SRFL	0x20	STA RTS failure limit: Specifies the number of times a frame's RTS exchange may fail before the CW is reset to CW_MIN. Note: A value of 0x0 is unsupported.
7:4	RES	0x0	Reserved
3:0	FRFL	0x4	Frame RTS failure limit: Specifies the number of times a frame's RTS exchange may fail before the current transmission series is terminated. A frame's RTS exchange fails if RTS is enabled for the frame, but when the MAC sends the RTS on the air, no CTS is received. Note: A value of 0x0 is unsupported.

### 8.13.4 ChannelTime Settings (*D\_CHNTIME*)

Offset: 0x181010C0 + (*D* < 2)

Access: Read/Write

Cold Reset: 0x0

Warm Reset: Unaffected

Bit	Bit Name	Description
31:21	RES	Reserved
20	CHANNEL_TIME_EN	ChannelTime enable
19:0	DATA_CT_MMR	ChannelTime duration in $\mu$ s

### 8.13.5 Misc. DCU-Specific Settings (*D\_MISC*)

Offset: 0x18101100 + (*D* < 2)

Access: Read/Write

Cold Reset: See field description

Warm Reset: Unaffected

Bit	Bit Name	Reset	Description
31:19	RES	0x0	Reserved
18:17	DCU_ARB_LOCKOUT_IF_EN	0x0	DCU arbiter lockout control
			0 No lockout. Allows lower-priority DCUs to arbitrate for access to the PCU concurrently with this DCU.
			1 Intra-frame lockout only. Forces all lower-priority DCUs to defer arbitrating for access to the PCU while the current DCU arbitrates for access to the PCU or doing an intra-frame backoff.
			At least one QCU feeding to the current DCU has a frame ready The DCU is actively processing a frame, including arbitrating for post-frame backoff, DMAing frame data to the PCU, or waiting for the PCU to complete the frame.
16	DCU_IS_BRN	0x0	Beacon use indication. Indicates whether the DCU is being used for beacons.
15:6	RES	0x0	Reserved
5:0	DATA_BKOFF_THRESH		Determines the backoff count at which the DCU will initiate arbitration for

### 8.13.6 DCU-Global IFS Settings: *SI*

Offset: 0x18101030

Access: Read/Write

Cold Reset: 640 (16

Warm Reset: Unaffected

Bit	Bit Name	Description
31:16	RES	Reserved
15:0	SIFS_DUR	SIFS duration in core clocks (40 MHz for legacy or HT20, 80 MHz for HT40)

### 8.13.7 DCU-Global IFS Settings: Slot Duration (*D\_GBL\_IFS\_SLOT*)

Offset: 0x18101070

Access: Read/Write

Cold Reset: 360 (9  $\mu$ s at 40 MHz)

Warm Reset: Unaffected

Bit	Bit Name	Description
31:16	RES	Reserved
15:0	SLOT_DUR	Slot duration in core clocks (40 MHz for legacy or HT20 mode, 80 MHz for HT40 mode)

**8.13.8 DCU-Global IFS Settings: EIFS Duration (D\_GBL\_IFS{EIFS})**

Offset: 0x181010B0

Access: Read/Write

Cold Reset: 3480 (87  $\mu$ s at 40 MHz)

Warm Reset: Unaffected

Bit	Bit Name	Description
31:16	RES	Reserved
15:0	EIFS_DUR	EIFS duration in core clocks (40 MHz for legacy or HT20 mode, 80 MHz for HT40 mode)

**8.13.9 DCU-Global IFS Settings: Misc. Parameters (D\_GBL\_IFS\_MISC)**

Offset: 0x181010F0

Access: Read/Write

Cold Reset: See field description

Warm Reset: Unaffected

Bit	Bit Name	Reset	Description	
31:29	RES	0x0	Reserved	
26:25	CHAN_SLOT_WIN_DUR		Specifies the number of core clocks after a slot boundary during which the MAC is permitted to send a frame. Specified in units of 8 core clocks, with the value 0x0 being special. If set to a value of 0x0 (the reset value), the MAC is permitted	
28	IGNORE_BACKOFF		Allows the DCU to ignore backoff as well as EIFS; it should be set during fast	
27	CHAIN_SLOT_ALWAYS		When bits [26:25] of this register are non-zero, the MAC transmits on slot boundaries as required by the 802.11 spec. When bits [26:25] are not 0x0 and this	
24	LFSR_SLICE_RANDOM_DIS		0	Allow the IFS logic to randomly generate the LFSR slice select value (see bits [2:0] of this register). Random selection ensures independence of LFSR output values for nodes on different Host busses and on the same network as well as for multiple nodes connected to the same physical Host bus.
			1	Disable random LFSR slice selection and use the value of the LFSR slice
23	AIFS_RST_UNCOND		0	Reset the AIFS counter only when PCU_RST_AIFS is asserted and the counter already has reached AIFS
			1	Reset the AIFS counter unconditionally when PCU_RST_AIFS is asserted
22	SIFS_RST_UNCOND	0x0	SIFS counter reset policy (debug use only)	
			0	Reset the SIFS counter only when PCU_RST_SIFS is asserted and the counter already has reached SIFS
			1	Reset the SIFS counter unconditionally whenever PCU_RST_SIFS is asserted
21:3	RES	0x0	Reserved	
2:0	LFSR_SLICE_SEL	0x0	LFSR slice select Determines which slice of the internal LFSR will generate the random sequence used to determine backoff counts in the PCU’s DCUs and scrambler seeds. This allows different STAs to contain different LFSR slice values (e.g., by using bits from the MAC address) to minimize random sequence correlations among STAs in the same BSS/IBSS. <b>NOTE:</b> Affects the MAC only when random LFSR slice selection disable (bit [24]) is set. When random LFSR slice selection is enabled (default), it is ignored.	

**8.13.10DCU Tx Pause Control/Status (D\_TXPSE)**

Offset: 0x18101270

Access: Read/Write

Cold Reset: See field description

Warm Reset: Unaffected

Bit	Bit Name	Reset	Description
31:17	RES	0x0	Reserved
16	TX_PAUSED	0x1	Tx pause status
			0 Tx pause request has not yet taken effect, so some DCUs for which a transmission pause request has been issued using bits [9:0] of this register are still transmitting and have not paused.
			1 All DCUs for which a transmission pause request has been issued via bits [9:0] of this register, if any, have paused their transmissions. Note that if no transmission pause request is pending (i.e., bits [9:0] of this register are all set to 0), then this
15:10	RES		
9:0	DCU_REG_TXPSE	0x0	Request that some subset of the DCUs pause transmission.
			to continue to transmit normally
			pause transmission as soon as it is able

**8.13.11DCU Transmission Slot Mask (D\_TXSLOTMASK)**

Offset: 0x181012F0

Access: Read/Write

Cold Reset: 0x0

Warm Reset: Unaffected

When bits [26:25] of the “DCU-Global IFS Settings: Misc. Parameters” register are non-zero, D\_TXSLOTMASK controls the slots DCUs can start frame transmission on. The slot occurring coincident with SIFS elapsing is slot 0. Slot numbers increase thereafter, whether the channel was idle or busy during the slot. If bits [26:25] of D\_GBL\_IFS\_MISC are zero, this

Bit	Bit Name	Description
31:16	RES	Reserved
15	SLOT_TX[15]	Specifies whether transmission may start on slot numbers that are congruent to 15 (mod 16)
		0 Transmission may start on such slots
		1 Transmission may not start on such slots
...	...	...
1	SLOT_TX[1]	Specifies whether transmission may start on slot numbers that are congruent to 1 (mod 16)
		0 Transmission may start on such slots
		1 Transmission may not start on such slots
0	SLOT_TX[0]	Specifies whether transmission may start on slot numbers that are congruent to 0 (mod 16)
		0 Transmission may start on such slots
		1 Transmission may not start on such slots

### 8.14 WMAC Glue Registers

Table 8-15 summarizes the WMAC glue control registers.

Table 8-15. WMAC Glue Register Summary

Offset	Name	Description	Page
0x18104000	WMAC_GLUE_INTF_RESET_CONTROL	Interface Reset Control	<a href="#">page 221</a>
0x18104004	WMAC_GLUE_INTF_PM_CTRL	Power Management Control	<a href="#">page 221</a>
0x18104008	WMAC_GLUE_INTF_TIMEOUT	AXI Timeout Counter for DMA Transfers	<a href="#">page 221</a>
0x18104010	WMAC_GLUE_INTF_INTR_SYNC_CAUSE	Synchronous Interrupt Cause	<a href="#">page 221</a>
0x18104014	WMAC_GLUE_INTF_INTR_SYNC	Synchronous Interrupt Enable	<a href="#">page 222</a>
0x18104018	WMAC_GLUE_INTF_INTR_ASYNC		<a href="#">page 222</a>
0x1810401C	WMAC_GLUE_INTF_INTR_SYNC		<a href="#">page 222</a>
0x18104020	WMAC_GLUE_INTF_INTR		<a href="#">page 222</a>
0x18104024	WMAC_GLUE_INTF_INTR		<a href="#">page 222</a>
0x1810402C	WMAC_GLUE_INTF_GPIO_IN		<a href="#">page 223</a>
0x1810403C	WMAC_GLUE_INTF_GPIO_INPUT		<a href="#">page 223</a>
0x18104054	WMAC_GLUE_INTF_GPIO_INPUT	Output Values from MAC to GPIO Pins	<a href="#">page 224</a>
0x18104060	WMAC_GLUE_INTF_RFSILENT		<a href="#">page 224</a>
0x18104084	WMAC_GLUE_INTF_INTR	Synchronous Priority Interrupt Cause	<a href="#">page 225</a>
0x18104088	WMAC_GLUE_INTF_INTR	Synchronous Priority Interrupt Enable	<a href="#">page 225</a>
0x1810408C	WMAC_GLUE_INTF_INTR	Asynchronous Priority Interrupt Mask	<a href="#">page 225</a>
0x18104090	WMAC_GLUE_INTF_INTR	Synchronous Priority Interrupt Mask	<a href="#">page 226</a>
0x18104094	WMAC_GLUE_INTF_INTR_PRIORITY_ASYNC_CAUSE	Asynchronous Priority Interrupt Cause	<a href="#">page 226</a>
0x18104098	WMAC_GLUE_INTF_INTR_PRIORITY_ASYNC_ENABLE	Asynchronous Priority Interrupt Enable	<a href="#">page 226</a>
0x1810409C	WMAC_GLUE_INTF_AXI_BYTE_SWAP	AXI to MAC and MAC to AXI Byte Swap Enable	<a href="#">page 227</a>

**8.14.1 Interface Reset Control (WMAC\_GLUE\_INTF\_RESET\_CONTROL)**

Offset: 0x18104000

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:1	RES	Reserved
0	APB_RESET	0 Normal operation of the MAC APB interface
		1 Hold the MAC APB interface in reset

**8.14.2 Power Management Control (WMAC\_GLUE\_INTF\_PM\_CTRL)**

Offset: 0x18104004

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:23		
22	WMAC_GLUE_PME_	
21	WMAC_GLUE_MAC_WOW_CLEAR	
20:0		

**8.14.3 AXI Timeout Counter for DMA Transfers (WMAC\_GLUE\_INTF\_TIMEOUT)**

Offset: 0x18104008

Access: Read/Write

Reset: 0x1000

Bit	Bit Name	Description
31:16		
15:0	AXI_TIMEOUT_VAL	AXI timeout counter for DMA accesses (in

**8.14.4 Synchronous Interrupt Cause (WMAC\_GLUE\_INTF\_INTR\_SYNC\_CAUSE)**

Offset: 0x18104010

Access: Read/Write

Reset: Undefined

Bit	Bit Name	Description
31:0	DATA	Writing a 1 to any bit in this register clears the corresponding bit in the synchronous interrupt cause register. Any bit set to 1 in this register indicates that the corresponding interrupt has been triggered in synchronous mode. For any bit to be set in this register the corresponding bit in the synchronous interrupt enable register mentioned below must also be set.

**8.14.5 Synchronous Interrupt Enable (WMAC\_GLUE\_INTF\_INTR\_SYNC\_ENABLE)**

Offset: 0x18104014

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	DATA	Writing a 1 to any bit in this register will allow the corresponding interrupt signal to set its corresponding bit in the synchronous interrupt cause register.

**8.14.6 Asynchronous Interrupt Mask (WMAC\_GLUE\_INTF\_INTR\_ASYNC\_MASK)**

Offset: 0x18104018

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	DATA	A bit set to 1 in this register allows the corresponding interrupt signal to trigger a CPU interrupt provided that the corresponding asynchronous interrupt cause register bit is set. Note that for the asynchronous interrupt cause register bit to be set, the corresponding asynchronous interrupt enable register bit must also be set by the software.

**8.14.7 Synchronous Interrupt Mask (WMAC\_GLUE\_INTF\_INTR\_SYNC\_MASK)**

Offset: 0x1810401C

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	DATA	A bit set to 1 in this register allows the corresponding interrupt signal to trigger a CPU interrupt provided that the corresponding interrupt cause register bit is set. Note that for the interrupt cause register bit to be set, the corresponding interrupt

**8.14.8 Asynchronous Interrupt Mask (WMAC\_GLUE\_INTF\_INTR\_ASYNC\_CAUSE)**

Offset: 0x18104020

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	DATA	Any bit set to 1 in this register indicates that the corresponding interrupt has been triggered in async mode. In order for any bit to be set in this register, the corresponding bit in the asynchronous interrupt enable register must also be set.

**8.14.9 Asynchronous Interrupt Enable (WMAC\_GLUE\_INTF\_INTR\_ASYNC\_ENABLE)**

Offset: 0x18104024

Access: Read/Write

Reset: 0x00000002

Bit	Bit Name	Description
31:0	DATA	Any bit set to 1 in this register allows the corresponding interrupt signal to set its corresponding bit in the asynchronous interrupt cause register.



**8.14.10 GPIO Input (WMAC\_GLUE\_INTF\_GPIO\_IN)**

Offset: 0x1810402C

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:11	RES	Reserved
10:0	IN	Input value of each GPIO

**8.14.11 WMAC Glue GPIO Input Value (WMAC\_GLUE\_INTF\_GPIO\_INPUT\_VALUE)**

Offset: 0x1810403C

Access: Read/Write

Reset: 0x0

Bit			
31:22			
21	BT_PRIORITY_3_ENABLE	0	Set BT_PRIORITY_3 to default value
20	BT_PRIORITY_3_VAL	0	Set BT_PRIORITY_2 to default value
19	BT_PRIORITY_2_ENABLE	0	Set BT_PRIORITY_2 to default value
18	BT_PRIORITY_2_VAL	Default value of BT_PRIORITY_2 input	
17			
16	RTC_RESET_OVRD_ENABLE	0	RTC reset is entirely controlled by software
		1	RTC reset is controlled by GPIO input as well as software
15	RFSILENT_BB_L_ENABLE	0	Set RFSILENT_BB_L to default value
14			
13			
12	BT_ACTIVE_ENABLE	0	Set BT_ACTIVE to default value
11	BT_FREQUENCY_ENABLE	0	Set BT_FREQUENCY to default value
10	BT_PRIORITY_ENABLE	0	Set BT_PRIORITY to default value
		1	Connect BT_PRIORITY to GPIO input
9	GPIO_RST_AZM_TS_ENABLE	0	Set RST_AZM_TS to default value
		1	Connect RST_AZM_TS to GPIO input
8	GPIO_RST_TSF_ENABLE	0	Set RST_TSF to default value
		1	Connect RST_TSF to GPIO input
7	RFSILENT_BB_L_VAL	Default value of RFSILENT_BB_L input	
6	CLK25_VAL	Default value of CLK25 input	
5	RES	Reserved	
4	BT_ACTIVE_VAL	Default value of BT_ACTIVE input	
3	BT_FREQUENCY_VAL	Default value of BT_FREQUENCY input	
2	BT_PRIORITY_VAL	Default value of BT_PRIORITY input	
1	RST_AZM_TS_VAL	Default value of RST_AZM_TS input	
0	RST_TSF_VAL	Default value of RST_TSF input	

**8.14.12** *Output Values from MAC to GPIO Pins (WMAC\_GLUE\_INTF\_GPIO\_INPUT\_STATE)*

Offset: 0x18104054

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:7	RES	Reserved
6	TX_FRAME	Tx frame
5	RX_CLEAR_EXTERNAL	Rx clear external
4	LED_POWER_EN	LED power
3	LED_NETWORK_EN	LED network
2	RES	Reserved
1	PWR_LED	LED power
0	ATT_LED	ATT LED

**8.14.13** *WMAC Glue RF Silent (WMAC\_GLUE\_INTF\_RFSILENT)*

Offset: 0x18104060

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:3	RES	Reserved
2	RTC_RESET_INVERT	Invert the value from GPIO input pin for RTC reset control
1	INVERT	Invert the value from GPIO input pin for RFSILENT_BB_L
0	FORCE	Force enabling of RFSILENT function

**8.14.14 Synchronous Priority Interrupt Cause (WMAC\_GLUE\_INTF\_INTR\_PRIORITY\_SYNC\_CAUSE)**

Offset: 0x18104084

Access: Read/Write

Reset: Undefined

Bit	Bit Name	Description
31:3	RES	Reserved
2:0	DATA	Writing a 1 to any bit in this register clears the corresponding bit in the synchronous interrupt priority cause register. Any bit set to 1 in this register indicates that the corresponding interrupt has been triggered in synchronous mode. For any bit to be set in this register the corresponding bit in the synchronous priority interrupt enable register must also be set by software:
		Bit[0] Tx interrupt triggered
		Bit[1] Rx low priority interrupt triggered

**8.14.15 Synchronous Priority Interrupt Enable (WMAC\_GLUE\_INTF\_INTR\_PRIORITY\_SYNC\_ENABLE)**

Offset: 0x18104088

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:3	RES	Reserved
2:0	DATA	Writing a 1 to a bit in this register allows the corresponding interrupt signal to set its corresponding bit in the synchronous priority interrupt cause register:

**8.14.16 Asynchronous Priority Interrupt Mask (WMAC\_GLUE\_INTF\_INTR\_PRIORITY\_ASYNC\_MASK)**

Offset: 0x1810408C

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:3	RES	Reserved
2:0	DATA	A bit set to 1 in this register allows the corresponding interrupt signal to trigger a CPU interrupt provided that the corresponding asynchronous priority interrupt cause register bit is set. For the priority asynchronous interrupt cause register bit to be set, the corresponding asynchronous priority interrupt enable register bit must also be set by software:
		Bit[0] Tx interrupt mask
		Bit[1] Rx low priority interrupt mask
		Bit[2] Rx high priority interrupt mask

**8.14.17 Synchronous Priority Interrupt Mask (WMAC\_GLUE\_INTF\_INTR\_PRIORITY\_SYNC\_MASK)**

Offset: 0x18104090

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:3	RES	Reserved
2:0	DATA	A bit set to 1 in this register allows the corresponding interrupt signal to trigger a CPU interrupt provided that the corresponding synchronous priority interrupt cause register bit is set. For the priority synchronous interrupt cause register bit to be set, the corresponding synchronous priority interrupt enable register bit must also be set by software:
		Bit[0] Tx interrupt mask

**8.14.18 Asynchronous Priority Interrupt Cause (WMAC\_GLUE\_INTF\_INTR\_PRIORITY\_ASYNC\_CAUSE)**

Offset: 0x18104094

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:3	RES	Reserved
2:0	DATA	Any bit set to 1 in this register indicates that the corresponding interrupt has been triggered in asynchronous mode. For any bit to be set in this register, the corresponding bit in the asynchronous priority interrupt enable register must also be set by software:

**8.14.19 Asynchronous Priority Interrupt Enable (WMAC\_GLUE\_INTF\_INTR\_PRIORITY\_ASYNC\_ENABLE)**

Offset: 0x18104098

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:3	RES	Reserved
2:0	DATA	Any bit set to 1 in this register allows the corresponding interrupt signal to set its corresponding bit in the asynchronous priority interrupt cause register:
		Bit[0] Tx interrupt enable
		Bit[1] Rx low priority interrupt enable
		Bit[2] Rx high priority interrupt enable

**8.14.20AXI to MAC and MAC to AXI Byte Swap Enable (WMAC\_GLUE\_INTF\_AXI\_BYTE\_SWAP)**

Offset: 0x1810409C

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description	
31:1	RES	Reserved	
0	ENABLE	0	Do not swap the data between AXI and MAC
		1	Swap the data between AXI and MAC

### 8.15 RTC Registers

RTC registers occupy the offset range 0x18107000–0x18107FFC in the AR9341 address space. Within this address range, the 0x18107040–0x18107058 registers are always on and available for software access regardless of whether the RTC is asleep. [Table 8-16](#) summarizes the RTC registers for the AR9341.

**Table 8-16. RTC Summary**

Address	Name	Description	Page
0x18107000	RESET_CONTROL	Reset Control	<a href="#">page 228</a>
0x18107014	WLAN_PLL_CONTROL	WLAN PLL Control Settings	<a href="#">page 229</a>
0x18107018			<a href="#">page 229</a>
0x1810701C			<a href="#">page 230</a>
0x18107020			<a href="#">page 230</a>
0x18107028			<a href="#">page 231</a>
0x1810702C			<a href="#">page 231</a>
0x18107034			<a href="#">page 231</a>
0x18107038			<a href="#">page 232</a>
0x18107040	RTC_SYNC_REGISTER		<a href="#">page 232</a>
0x18107044			<a href="#">page 232</a>
0x18107050	RTC_SYNC_INTR_CAUSE		<a href="#">page 233</a>
0x18107054	RTC_SYNC_INTR_ENABLE		<a href="#">page 233</a>
0x18107058	RTC_SYNC_INTR_MASK		<a href="#">page 233</a>

#### 8.15.1 Reset Control (RESET\_CONTROL)

Address: 0x18107000  
Access: Read/Write  
Reset: 0x0

This register is used to control individual reset pulses to functional blocks. Software can hold any target block in reset by writing a 1 to the corresponding bit in this register. Reset will be held asserted to the target block as long as the corresponding bit is set. Multiple blocks may be held in reset simultaneously.

Bit	Bit Name	Description
31:4	RES	Reserved. Must be written with zero. Contains zeros when read.
3	COLD_RST	Cold reset
2	WARM_RESET	Warm reset
1:0	RES	Reserved. Must be written with zero. Contains zeros when read.

### 8.15.2 WLAN PLL Control Settings (WLAN\_PLL\_CONTROL)

Address: 0x18107014  
Access: Read/Write  
Reset: See field description

This register contains the control settings for the WLAN PLL. Any write to this register freezes all WLAN clocks for 61 µsecs.

$$\text{PLL FREQUENCY} = \frac{\text{REFCLK FREQ}}{\text{REFDIV}} \times \left( \frac{\text{DIV\_FRAC}}{2^{14}} + \text{DIV\_INT} \right) \times \frac{1}{4} \times \frac{1}{\text{CLK\_SEL}}$$

The frequency range is (580–880 MHz)/4/CLK\_SEL. The PLL frequency is to be set to 176 MHz for normal operation.

Bit	Bit Name	Type	Reset	Description
31	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
30	MAC_OVERRIDE	RW	0x0	When set, a MAC clock request will deassert PLLBYPASS even if the BYPASS field is set to 1. This can be set when its the preferable time to select the ON state to use the PLL, instead of the SOC_ON state.
29	NOPWD	RW	0x0	Prevents the PLL from being powered down when the PLLBYPASS is
28	UPDATING	RO	0x0	This bit is set during the PLL update process. After software writes to the PLL_CONTROL, it takes about 45 secs for the update to occur. Software may poll this bit to see if the update has taken place.
27	BYPASS	RW	0x00000001	Bypass PLL. This defaults to 1 for test purposes. Software must enable
26:25	CLK_SEL	RW	0x0	Controls the final PLL select.
24:20	REFDIV	RW	0x00000005	Reference clock divider
19:6	DIV_FRAC	RW	0x0	Primary multiplier
5:0	DIV_INT	RW	0x2C	Primary multiplier

### 8.15.3 PLL Settling Time (PLL\_SETTLE)

Address: 0x18107018  
Access: Read/Write  
Reset: See field description

This register sets the PLL settling time. The PLL requires some time to settle once it is powered up or reprogrammed. Each time the PLL parameters change due to a write to the

PLL register or a system event which changes the PLL control, hardware will gate off the clocks for PLL\_SETTLE time while the PLL stabilizes. Units are in REFCLK periods. Note: The reset values of this register must be kept in sync with the corresponding field in the baseband register 31.

Bit	Bit Name	Reset	Description
31:11	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
10:0	TIME	0x00000400	Time required for the PLL to settle. Units are in REFCLK periods, so the default value of 1024 will result in a 25.6 µsec settling time. This register should never be set less than 100.

**8.15.4 Crystal Settling Time (XTAL\_SETTLE)**

Address: 0x1810701C

Access: Read/Write

Reset: See field description

This register sets the crystal settling time. The external crystal requires some time to settle once it is powered up. The power occurs as chip passes through the WAKEUP state, between OFF and ON or between SLEEP and ON. This exact time will vary and must be characterized, so this register is provided to allow the XTAL power up FSM to transition in the minimal correct time. The default value of

63 will always allow the XTAL to be fully settled before clocks are enabled, but this value can be set to a smaller value if hardware characterization approves. The timer will expire in (XTAL\_SETTLE + 1) clocks. Unlike most registers, XTAL\_SETTLE will retain its programmed value in the RTC block during reset. The value programmed in this register should be matched to the MAC register 'Sleep Clock 32KHz Wake', field 'SLEEP32\_WAKE\_XTL\_TIME'. Note that the MAC register value is in microseconds.

Bit	Bit Name	Reset	Description
31:7	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
6:0	TIME	0x00000001	Time required for the XTAL to settle. Units are in 30 secs, so the default value of 66 will result in 2.0 msec settling time. this register should never be

**8.15.5 Pin Clock Speed Control (CLOCK\_OUT)**

Address: 0x18107020

Access: Read/Write

Reset: See field description

This register controls the CLK\_OUT pin clock speed. The output clock can be used for testing

Bit	Bit Name	Reset	Description
31:7	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
6:4	DELAY	0x00000000	Controls the tap selection point for CLK_OUT on a delay line when SELECT[2] is set. 000 corresponds to the least delay while 111 corresponds to
3:0	SELECT	0x00000000	Controls the CLK_OUT speed. The binary MUX select decode is as follows:
			0101 LCL40A (delayed as specified by the DELAY field)
			0110 LCL80A (delayed as specified by the DELAY field)
			0111 LCL160A (delayed as specified by the DELAY field)
			1000 CLK128
			1001 XTLCCLK
			1010 CLK80_ADC
			1011 CLK160_DAC
			1100 RTC_CLK_W (delayed as specified by the DELAY field)
			1101 REFCLK_W (delayed as specified by the DELAY field)
			1110 Reserved
			1111 Reserved



### 8.15.6 Reset Cause (RESET\_CAUSE)

Address: 0x18107028

Access: Read/Write

Reset: See field description

This register holds the cause of the last reset event.

Bit	Bit Name	Reset	Description	
31:2	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.	
1:0	LAST	0x00000000	The value of this register holds the cause of the last reset, as stated:	
			0	Hard reset of the RTC
			1	Software wrote to the RTC_CONTROL_COLD_RST register
			2	Software wrote to the RTC_CONTROL_WARM_RST register
			3	Reserved

### 8.15.7 System Sleep Status (SYSTEM\_SLEEP)

Address: 0x1810702C

Access: Read/Write

Reset: See field description

This register contains the system sleep status bits. System sleep state is entered when all high frequency clocks are gated and the high frequency crystal is shut down. This register is used to indicate the status of each sleep control

interface. If any bit in this control register is 0, sleep is not permitted. If all bits are 1, sleep is permitted. The system will enter sleep as soon as the CPU executes a WAIT instruction. The LIGHT field will gate clocks off in SLEEP, but will keep the crystal running for faster wakeup. The DISABLE field will prevent the chip from

Bit	Bit Name	Reset	Description	
31:3	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.	
2	MAC_IF	0x00000001	THE MAC block sleep state	
1	LIGHT	0x00000000	Controls whether or not the crystal is turned off during SLEEP. If the crystal is turned off, power consumption is lowered during sleep but the wakeup time is controlled by XTAL_SETTLE. If the crystal remains on, power consumption	
			0	System sleep is DEEP, resulting in minimal power consumption
0	DISABLE	0x00000000	Enables or disables the system sleep	
			0	System sleep is enabled
			1	System sleep is disabled

### 8.15.8 Keep Awake Timer (KEEP\_AWAKE)

Address: 0x18107034

Access: Read/Write

Reset: See field description

This register ensures that the chip does not enter the SLEEP state until at least the COUNT cycles have passed from the time of the last CLK\_REQ event.

Bit	Bit Name	Reset	Description
31:8	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
7:0	COUNT	0x00000000	The keep awake timer measured in 32 KHz (30.5 $\mu$ secs) cycles

**8.15.9 Derived RTC Clock (DERIVED\_RTC\_CLK)**

Address: 0x18107038

Access: Read/Write

Reset: See field description

This register creates a 32 KHz clock, derived from the HF. This register controls a scaled output clock which can be used to generate lower frequency clocks based on the reference clock. For example, a 32.768 KHz clock can be generated by setting the divisor of the high

speed clock accordingly. The accuracy will depend on how the divisors align with this integer count. RTC will start up normally using the derived RTC\_CLK, and will switch to the LF\_XTAL if it detects an LF\_XTAL (this behavior can be modified using the fields in the RTC\_SYNC\_DERIVED register) since the external LF\_XTAL is mostly unsupported.

Bit	Bit Name	Type	Reset	Description
31:19	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
18	EXTERNAL_DETECT	RO	0x0	Detects external 32 KHz XTALs; if a LF XTAL is detected and RTC_SYNC_DERIVED clear, the RTC automatically uses the external XTAL.
17:16	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
15:1	PERIOD	RW	0x262	The period of the derived clock is $2 * (\text{PERIOD} + 1)$ . The reset value creates a s value is closer to 32.768 s, the PERIOD value should be 0x261. The rest value s clock if the REFCLK is 25 MHz. To set to 30.48 $\mu$ s, the PERIOD should be 0x17C. HALF_CLK_LATENCY and TSF_INC fields in
0	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.

**8.15.10 RTC Sync (RTC\_SYNC\_REGISTER)**

Address: 0x18107040

Access: Read/Write

Reset: See field description

This register sets the RTC reset, force sleep and

Bit	Bit Name	Type	Reset	Description
31:1	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	RESET	RW	0x0	Active low signal setting

**8.15.11 RTC Sync Status (RTC\_SYNC\_STATUS)**

Address: 0x18107044

Access: Read-Only

Reset: 0x0

This register denotes the current use of RTC.

Bit	Bit Name	Description
31:6	RES	Reserved. Must be written with zero. Contains zeros when read.
5	PLL_CHANGING	PLL_CHANGING signal from RTC
4	WRESET	Denotes the RTC was accessed while the MAC is asleep
3	WAKEUP_STATE	RTC is in the wakeup state
2	SLEEP_STATE	RTC is in the sleep state
1	ON_STATE	RTC is in the on state
0	SHUTDOWN_STATE	RTC is in the shutdown state

**8.15.12 RTC Interrupt Cause (RTC\_SYNC\_INTR\_CAUSE)**

Address: 0x18107050

Access: Read/Write

Reset: 0x0

This register is a controller that works the same way as the host interface interrupt controller.

Each bit in the interrupt cause register pertains to an event as described here. A write of 1 to any bit in this register will clear that bit in the interrupt cause register until the corresponding event occurs again.

Bit	Bit Name	Description
31:6	RES	Reserved. Must be written with zero. Contains zeros when read.
5	PLL_CHANGING	PLL_CHANGING signal received from RTC
4	SLEEP_ACCESS	RTC accessed while MAC is asleep
3	WAKEUP_STATE	RTC is in wakeup state
2	SLEEP_STATE	RTC is in sleep state
1	ON_STATE	RTC is in on state
0	SHUTDOWN_STATE	RTC is in shutdown state

**8.15.13 RTC Interrupt Enable (RTC\_SYNC\_INTR\_ENABLE)**

Address: 0x18107054

Access: Read/Write

Reset: 0x0

This register is used for the RTC interrupts. Writing a 1 to any bit in this register allows that

bit in the interrupt cause register to be set when the corresponding event occurs. Writing a 0 to any bit in this register will automatically clear the corresponding bit in the interrupt cause register regardless of the corresponding event.

Bit	Bit Name	Description
31:6	RES	Reserved. Must be written with zero. Contains zeros when read.
5	PLL_CHANGING	PLL_CHANGING signal received from RTC
4	SLEEP_ACCESS	RTC accessed while MAC is asleep
3	WAKEUP_STATE	RTC is in wakeup state
2	SLEEP_STATE	RTC is in sleep state
1	ON_STATE	RTC is in on state
0	SHUTDOWN_STATE	RTC is in shutdown state

**8.15.14 RTC Interrupt Mask (RTC\_SYNC\_INTR\_MASK)**

Address: 0x18107058

Access: Read/Write

Reset: 0x0

This register is the mask for RTC interrupts. Writing a 1 to any bit in this register will allow

the corresponding event to generate an RTC Interrupt to the host interface, which can be programmed to generate a system interrupt. The corresponding bit in the RTC Interrupt Enable register must also be set.

Bit	Bit Name	Description
31:6	RES	Reserved. Must be written with zero. Contains zeros when read.
5	PLL_CHANGING	PLL_CHANGING signal received from RTC
4	SLEEP_ACCESS	RTC accessed while MAC is asleep
3	WAKEUP_STATE	RTC is in wakeup state
2	SLEEP_STATE	RTC is in sleep state
1	ON_STATE	RTC is in on state
0	SHUTDOWN_STATE	RTC is in shutdown state

## 8.16 WPCU Registers

Table 8-17 shows the mapping of the WPCU registers.

**Table 8-17. WPCU Registers**

Address	Name	Description	Page
0x18108000	WMAC_PCU_STA_ADDR_L32	STA Address Lower 32 Bits	<a href="#">page 236</a>
0x18108004	WMAC_PCU_STA_ADDR_U16	STA Address Upper 16 Bits	<a href="#">page 237</a>
0x18108008	WMAC_PCU_BSSID_L32	BSSID Lower 32 Bits	<a href="#">page 237</a>
0x1810800C	WMAC_PCU_BSSID_U16	BSSID Upper 16 Bits	<a href="#">page 237</a>
0x18108010	WMAC_PCU_BCN_RSSI_AVE	Beacon RSSI Average	<a href="#">page 238</a>
0x18108014	WMAC_PCU_ACK_CTS_TIMEOUT	ACK and CTS Timeout	<a href="#">page 238</a>
0x18108018	WMAC_PCU_BCN_RSSI_CTL		<a href="#">page 238</a>
0x1810801C	WMAC_PCU_USEC_LATENCY	Millisecond Counter and Rx/Tx Latency	<a href="#">page 239</a>
0x18108020			<a href="#">page 239</a>
0x18108038	WMAC_PCU_MAX_CFP_DUR		<a href="#">page 239</a>
0x1810803C			<a href="#">page 240</a>
0x18108040	WMAC_PCU_MCAST_FILTER_L32	Multicast Filter Mask Lower 32 Bits	<a href="#">page 240</a>
0x18008044	WMAC_PCU_MCAST_FILTER_U32	Multicast Filter Mask Upper 32 Bits	<a href="#">page 240</a>
0x18108048			<a href="#">page 241</a>
0x1810804C			<a href="#">page 242</a>
0x18108050			<a href="#">page 242</a>
0x1810805C	WMAC_PCU_AES_MUTE_MASK_0		<a href="#">page 242</a>
0x18108060	WMAC_PCU_AES_MUTE_MASK_1		<a href="#">page 242</a>
0x18108080	WMAC_PCU_LAST_BEACON_TSF		<a href="#">page 243</a>
0x18108084			<a href="#">page 243</a>
0x18108088	WMAC_PCU_RTS_SUCCESS_CNT		<a href="#">page 243</a>
0x1810808C	WMAC_PCU_RTS_FAIL_CNT		<a href="#">page 243</a>
0x18108090	WMAC_PCU_ACK_FAIL_CNT		<a href="#">page 244</a>
0x18108094	WMAC_PCU_FCS_FAIL_CNT		<a href="#">page 244</a>
0x18108098	WMAC_PCU_BEACON_CNT		<a href="#">page 244</a>
0x181080D4			<a href="#">page 244</a>
0x181080D8	WMAC_PCU_SLP2	Sleep 2	<a href="#">page 245</a>
0x181080E0	WMAC_PCU_ADDR1_MASK_L32	Address 1 Mask Lower 32 Bits	<a href="#">page 245</a>
0x181080E4	WMAC_PCU_ADDR1_MASK_U16	Address 1 Mask Upper 16 Bits	<a href="#">page 245</a>
0x181080E8	WMAC_PCU_TPC	Tx Power Control	<a href="#">page 245</a>
0x181080EC	WMAC_PCU_TX_FRAME_CNT	Tx Frame Counter	<a href="#">page 246</a>
0x181080F0	WMAC_PCU_RX_FRAME_CNT	Rx Frame Counter	<a href="#">page 246</a>
0x181080F4	WMAC_PCU_RX_CLEAR_CNT	Rx Clear Counter	<a href="#">page 246</a>
0x181080F8	WMAC_PCU_CYCLE_CNT	Cycle Counter	<a href="#">page 246</a>
0x181080FC	WMAC_PCU_QUIET_TIME_1	Quiet Time 1	<a href="#">page 246</a>
0x18108100	WMAC_PCU_QUIET_TIME_2	Quiet Time 2	<a href="#">page 247</a>
0x18108108	WMAC_PCU_QOS_NO_ACK	QoS NoACK	<a href="#">page 247</a>

Table 8-17. WPCU Registers (continued)

Address	Name	Description	Page
0x1810810C	WMAC_PCU_PHY_ERROR_MASK	PHY Error Mask	<a href="#">page 248</a>
0x18108114	WMAC_PCU_RXBUF	Rx Buffer	<a href="#">page 248</a>
0x18108118	WMAC_PCU_MIC_QOS_CONTROL	QoS Control	<a href="#">page 249</a>
0x1810811C	WMAC_PCU_MIC_QOS_SELECT	Michael QoS Select	<a href="#">page 249</a>
0x18108120	WMAC_PCU_MISC_MODE	Miscellaneous Mode	<a href="#">page 250</a>
0x18108124	WMAC_PCU_FILTER_OFDM_CNT	Filtered OFDM Counter	<a href="#">page 250</a>
0x18108128	WMAC_PCU_FILTER_CCK_CNT	Filtered CCK Counter	<a href="#">page 251</a>
0x1810812C	WMAC_PCU_PHY_ERR_CNT_1	PHY Error Counter 1	<a href="#">page 251</a>
0x18108130	WMAC_PCU_PHY_ERR_CNT_1_MASK	PHY Error Counter 1 Mask	<a href="#">page 251</a>
0x18108134	WMAC_PCU_PHY_ERR_CNT_2		<a href="#">page 251</a>
0x18108138	WMAC_PCU_PHY_ERR_CNT_2_MASK	PHY Error Counter 2 Mask	<a href="#">page 252</a>
0x1810813C	WMAC_PCU_TSF_THRESHOLD		<a href="#">page 252</a>
0x18108144	WMAC_PCU_PHY_ERROR_EIFS_MASK	PHY Error EIFS Mask	<a href="#">page 252</a>
0x18108168	WMAC_PCU_PHY_ERR_CNT_3		<a href="#">page 252</a>
0x1810816C	WMAC_PCU_PHY_ERR_CNT_3_MASK	PHY Error Counter 3 Mask	<a href="#">page 252</a>
0x18108180	WMAC_PCU_GENERIC_TIMERS2	MAC PCU Generic Timers 2	<a href="#">page 253</a>
0x181081C0	WMAC_PCU_GENERIC_TIMERS2_MODE	MAC PCU Generic Timers Mode 2	<a href="#">page 253</a>
0x181081D0		SIFS, Tx Latency and ACK Shift	<a href="#">page 253</a>
0x181081EC		TXOP for Non-QoS Frames	<a href="#">page 254</a>
0x181081F0			<a href="#">page 254</a>
0x181081F4			<a href="#">page 254</a>
0x181081F8			<a href="#">page 254</a>
0x181081FC	WMAC_PCU_TXOP_12_15		<a href="#">page 255</a>
0x18108200	WMAC_PCU_GENERIC_TIMERS[0:15]		<a href="#">page 255</a>
0x18108240	WMAC_PCU_GENERIC_TIMERS_MODE		<a href="#">page 255</a>
0x18108244	WMAC_PCU_SLP32_MODE		<a href="#">page 256</a>
0x18108248	WMAC_PCU_SLP32_WAKE		<a href="#">page 256</a>
0x1810824C		32 KHz Sleep Increment	<a href="#">page 256</a>
0x18108250		Sleep MIB Sleep Count	<a href="#">page 257</a>
0x18108254	WMAC_PCU_SLP_MIB2	Sleep MIB Cycle Count	<a href="#">page 257</a>
0x18108258	WMAC_PCU_SLP_MIB3	Sleep MIB Control Status	<a href="#">page 257</a>
0x1810825C	WMAC_PCU_WOW1	MAC PCU Wake-on-Wireless (WoW) 1	<a href="#">page 258</a>
0x18108260	WMAC_PCU_WOW2	MAC PCU WoW 2	<a href="#">page 258</a>
0x18108270	WMAC_PCU_WOW3_BEACON_FAIL	MAC PCU WoW Beacon Fail Enable	<a href="#">page 258</a>
0x18108274	WMAC_PCU_WOW3_BEACON	MAC PCU WoW Beacon Fail Timeout	<a href="#">page 259</a>
0x18108278	WMAC_PCU_WOW3_KEEP_ALIVE	MAC PCU WoW Keep Alive Timeout	<a href="#">page 259</a>
0x1810827C	WMAC_PCU_WOW_KA	MAC PCU WoW Automatic Keep Alive Disable	<a href="#">page 259</a>
0x18108294	PCU_WOW4	WoW Offset 1	<a href="#">page 259</a>
0x18108298	PCU_WOW5	WoW Offset 2	<a href="#">page 260</a>

Table 8-17. WPCU Registers (continued)

Address	Name	Description	Page
0x18108318	WMAC_PCU_20_40_MODE	Global Mode	<a href="#">page 260</a>
0x18108328	WMAC_PCU_RX_CLEAR_DIFF_CNT	Difference RX_CLEAR Counter	<a href="#">page 260</a>
0x18108330	WMAC_PCU_BA_BAR_CONTROL	Control Registers for Block BA Control Fields	<a href="#">page 261</a>
0x18108334	WMAC_PCU_LEGACY_PLCP_SPOOF	Legacy PLCP Spoof	<a href="#">page 261</a>
0x18108338	WMAC_PCU_PHY_ERROR_MASK_CONT	PHY Error Mask and EIFS Mask	<a href="#">page 261</a>
0x1810833C	WMAC_PCU_TX_TIMER	Tx Timer	<a href="#">page 262</a>
0x1810834C	WMAC_PCU_WOW6	MAC PCU WoW 6	<a href="#">page 262</a>
0x1810835C	WMAC_PCU_WOW5	MAC PCU WoW 5	<a href="#">page 262</a>
0x18108360	WMAC_PCU_WOW_LENGTH1	Length of Pattern Match for Pattern 0	<a href="#">page 262</a>
0x18108364	WMAC_PCU_WOW_LENGTH2	Length of Pattern Match for Pattern 1	<a href="#">page 263</a>
0x18108368	WOW_PATTERN_MATCH_LESS	Enable Control for Pattern Match Feature	<a href="#">page 263</a>
0x18108370			<a href="#">page 263</a>
0x18108374		Exact Length and Offset Requirement	<a href="#">page 263</a>
0x18108378			<a href="#">page 264</a>
0x1810837C			<a href="#">page 264</a>
0x18108380	WMAC_PCU_WOW_LENGTH3	Length of Pattern Match for Pattern 0	<a href="#">page 264</a>
0x18108384	WMAC_PCU_WOW_LENGTH4	Length of Pattern Match for Pattern 0	<a href="#">page 264</a>
0x181083A4	WMAC_PCU_TID_TO_AC		<a href="#">page 265</a>
0x181083A8	WMAC_PCU_HP_QUEUE		<a href="#">page 265</a>
0x181083C8	WMAC_PCU_HW_BCN_PROC1		<a href="#">page 266</a>
0x181083CC	WMAC_PCU_HW_BCN_PROC2		<a href="#">page 266</a>
0x18108800	WMAC_PCU_KEY_CACHE[0:1023]		<a href="#">page 267</a>

### 8.16.1 STA Address Lower 32 Bits (WMAC\_PCU\_STA\_ADDR\_L32)

Offset: 0x18108000

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:0	ADDR_31_0	Lower 32 bits of STA MAC address (PCU_STA_ADDR[31:0])

### 8.16.2 STA Address Upper 16 Bits (WMAC\_PCU\_STA\_ADDR\_U16)

Offset: 0x18108004

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x2000\_0000

This register contains the lower 32 bits of the STA address.

Bit	Name	Description
31	REG_ADHOC_MCAST_SEARCH	Enables the key cache search for ad hoc MCAST packets
30	PCU_CBCIV_ENDIAN	Endianness of IV in CBC nonce
29	REG_PRESERVE_SEQNUM	Stops PCU from replacing the sequence number; must be set to 1
28	PCU_KSRCH_MODE	Search key cache first. If not, match use offset for IV = 0, 1, 2, 3. ■ If KSRCH_MODE = 0 then do not search ■ If IV = 1, 2, or 3, then search
27	REG_CRPT_MIC_ENABLE	Enables the checking and insertion of MIC in TKIP
26	RES	Reserved
25	PCU_BSRATE_11B	802.11b base rate
24	PCU_ACKCTS_6MB	Use 6 Mbps rate for ACK and CTS
23:21		
20		
19	PCU_NO_KEYSEARCH	Disable key search
18		
17		
16		
15:0	PCU_STA_ADDR[47:32]	Upper 16 bits of STA MAC address

### 8.16.3 BSSID Lower 32 Bits (WMAC\_PCU\_BSSID\_L32)

Offset: 0x18108008

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

This register contains the lower 32 bits of the BSS identification information.

Bit	Name	Description
31:0	PCU_BSSID[31:0]	Lower 32 bits of BSSID

### 8.16.4 BSSID Upper 16 Bits (WMAC\_PCU\_BSSID\_U16)

Offset: 0x1810800C

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

This register contains the upper 32 bits of the BSS identification information.

Bit	Name	Description
31:17	RES	Reserved
26:16	PCU_AID	Association ID
15:0	PCU_BSSID[47:32]	Upper 16 bits of BSSID

**8.16.5 Beacon RSSI Average (WMAC\_PCU\_BCN\_RSSI\_AVE)**

Offset: 0x18108010

Access: Hardware = Read/Write

Software = Read-Only

Reset Value: 0x800

Bit	Name	Description
31:12	RES	Reserved
11:0	REG_BCN_RSSI_AVE	Holds the average RSSI with 1/16 dB resolution. The RSSI is averaged over multiple beacons which matched our BSSID. AVE_VALUE is 12 bits with 4 bits below the normal 8 bits. These lowest 4 bits provide for a resolution of 1/16 dB. The averaging function is depends on the BCN_RSSI_WEIGHT; determines the ratio of weight given to the current RSSI value compared to the average accumulated value.

**8.16.6 ACK and CTS Timeout (WMAC\_PCU\_ACK\_CTS\_TIMEOUT)**

Offset: 0x18108014

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:30		
29:16	PCU_CTS_TIMEOUT	Timeout while waiting for CTS (in cycles)
15:14		
13:0	PCU_ACK_TIMEOUT	Timeout while waiting for ACK (in cycles)

**8.16.7 Beacon RSSI Control (WMAC\_PCU\_BCN\_RSSI\_CTL)**

Offset: 0x18108018

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:30		
29	REG_BCN_RSSI_RST_STROBE	The BCN_RSSI_RESET clears “BCN_RSSI_AVE” to aid in changing channels
28:24	REG_BCN_RSSI_WEIGHT	Used to calculate “BCN_RSSI_AVE”
23:16	RES	Reserved
15:8	PCU_BCN_MISS_THR	Threshold at which the beacon miss interrupt asserts. Because the beacon miss counter increments at TBTT, it increments to 1 before the first beacon.
7:0	PCU_RSSI_THR	The threshold at which the beacon low RSSI interrupt is asserted when the average RSSI (“BCN_RSSI_AVE”) below this level



**8.16.8 Ms Counter and Rx/Tx Latency (WMAC\_PCU\_USEC\_LATENCY)**

Offset: 0x1810801C

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:29	RES	Reserved
28:23	PCU_RXDELAY	Baseband Rx latency to start of SIGNAL (in $\mu$ s)
22:14	PCU_TXDELAY	Baseband Tx latency to start of timestamp in beacon frame (in $\mu$ s)
13:0	RES	Reserved

**8.16.9 Reset TSF (WMAC\_PCU\_RESET\_TSF)**

Offset: 0x18108020

Controls beacon operation by the PCU.

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:26	RES	Reserved
25	ONE_SHOT	Setting this bit causes the TSF2 to reset. This register clears immediately after reset.
24	ONE_SHOT	Setting this bit causes the TSF to reset. This register clears immediately after reset.
23:0	RES	Reserved

**8.16.10 Maximum CFP Duration (WMAC\_PCU\_MAX\_CFP\_DUR)**

Offset: 0x18108038

Contains the maximum time for a CFP.

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:28		
27	USEC_FRAC _DENOMINATOR[27:24]	See description for the WMAC_PCU_USEC_LATENCY register bit USEC
23:20	RES	Reserved
16:16	USEC_FRAC _DENOMINATOR[19:16]	See description for the WMAC_PCU_USEC_LATENCY register bit USEC
15:0	VALUE[15:0]	Maximum contention free period duration (in $\mu$ s)

**8.16.11 Rx Filter (WMAC\_PCU\_RX\_FILTER)**

Offset: 0x1810803C

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

This register determines Rx frame filtering.

**NOTE:** If any bit is set, the corresponding packet types pass the filter and DMA. All filter conditions except the promiscuous setting rely on the no early PHY error and protocol version being checked to ensure it is version 0.

Bit	Name	Description
31:19	RES	Reserved
18	MGMT_ACTION_MCAST	Enable receive of multicast frames for management action frames
17	HW_BCN_PROC_ENABLE	If set, the beacon frame with matching BSSID is filtered per hardware beacon processing logic. See the HW_BCN_PROC register.
16	RST_DLMTR_CNT_DISABLE	Clearing this bit resets the ST_DLMTR_CNT to 0 when RXSM.STATE leaves the START_DELIMITER state.
15	MCAST_BCAST_ALL	Enables receipt of all multicast and broadcast frames
14	PS_POLL	Enables receipt of PS-POLL
13:10		
9	MY_BEACON	Retrieves any beacon frame with matching SSID
8	R	
7	PROBE_REQ	Probe request enable; enables reception of all probe request frames
6	R	
5	PROMISCUOUS	Promiscuous Rx enable; enables reception of all frames, including errors
4	BEACON	Beacon frame enable; enables reception of beacon frames.
3	CONTROL	Control frame enable; enables reception of control frames
2	BROADCAST	Broadcast frame enable; enables reception of non beacon broadcast frames that originate from the BSS whose ID matches BSSID
1	MULTICAST	Multicast frame enable; enables reception of multicast frames that match
0	UNICAST	Unicast frame enable; enables reception of unicast (directed) frames that

**8.16.12 Multicast Filter Mask Lower 32 Bits (WMAC\_PCU\_MCAST\_FILTER\_L32)**

Offset: 0x18108040

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:0	PCU_MCAST_MASK	Multicast filter mask low. Lower 32 bits of multicast filter mask.

**8.16.13 Multicast Filter Mask Upper 32 Bits (WMAC\_PCU\_MCAST\_FILTER\_U32)**

Offset: 0x18108044

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:0	PCU_MCAST_MASK	Multicast filter mask high. Upper 32 bits of multicast filter mask.

**8.16.14 Diagnostic Switches (WMAC\_PCU\_DIAG\_SW)**

Offset: 0x18108048

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Controls the operation of the PCU, including enabling/disabling acknowledgements, CTS, transmission, reception, encryption, loopback, FCS, channel information, and scrambler seeds.

Bit	Name	Description
31:30	RES	Reserved
29	RX_CLEAR_EXT_LOW	Force the RX_CLEAR_EXT signal to appear to the MAC as being low
28	RX_CLEAR_CTL_LOW	Force the RX_CLEAR_CTL signal to appear to the MAC as being low
27	RES	Reserved
26	SATURATE_CYCLE_CNT	The saturate cycle count bit, if set, causes the “Cycle Counter” register to saturate instead of shifting to the right by 1 every time the count reaches 0xFFFFFFFF. This saturate condition also holds the RX_CLEAR, RX_FRAME, and
25	FORCE_RX_ABORT	Force Rx abort bit in conjunction with Rx block aids quick channel change to shut down Rx. The force Rx abort bit kills with the Rx_abort any frame currently transferring between the MAC and baseband. while the RX block bit prevents any new frames from getting started.
24:23	RES	Reserved
22	CHAN_IDLE_HIGH	Force channel idle high
21		
20	RX_CLEAR_HIGH	Force RX_CLEAR high
19:18		
17	ACCEPT_NON_V0	Enable or disable protocol field
16:7		
6		
5		
4		
3		
2		
1		Enable or disable acknowledgement generation for all frames
0	PCU_INVALIDKEY_NOACK	Enable or disable acknowledgement when a valid key is not found for the received frames in the key cache.

**8.16.15TSF Lower 32 Bits (WMAC\_PCU\_TSF\_L32)**

Offset: 0x1810804C

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0xFFFFFFFF

Bit	Name	Description
31:0	VALUE	The timestamp value in $\mu$ s Writes to this register do not cause the TSF to change. Rather, the value is held in a temporary staging area until this register is written, at which point both the lower and upper parts of the TSF are loaded. A read result of 0xFFFFFFFF indicates that the read occurred before TSF logic came out of sleep. It may take up to 45 $\mu$ s after the chip is brought out of sleep for the TSF logic to wake.

**8.16.16TSF Upper 32 Bits (WMAC\_PCU\_TSF\_U32)**

Offset: 0x18108050

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0xFFFFFFFF

Bit	Name	Description
31:0	VALUE	The timestamp value in

**8.16.17AES Mute Mask 0 (WMAC\_PCU\_AES\_MUTE\_MASK\_0)**

Offset: 0x1810805C

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: See field description

Bit	Name		
31:16	QOS_MUTEMASK	0xFFFF	AES mute mask for TID field
15:0	FC_MUTEMASK	0x478F	AES mute mask for frame control field

**8.16.18AES Mute Mask 1 (WMAC\_PCU\_AES\_MUTE\_MASK\_1)**

Offset: 0x18108060

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: See field description

Bit	Name	Reset	Description
31:16	FC_MGMT	0xE7FF	AES mute mask for management frame control field
15:0	SEQ_MUTEMASK	0x000F	AES mute mask for sequence number field

**8.16.19 Last Rx Beacon TSF (WMAC\_PCU\_LAST\_BEACON\_TSF)**

Offset: 0x18108080

Access: Hardware = Write-only

Software = Read-Only

Reset Value: 0x0

This threshold register indicates the minimum amount of data required before initiating a transmission.

Bit	Name	Description
31:0	LAST_TSTP	Beacon timestamp. Lower 32 bits of timestamp of the last beacon received.

**8.16.20 Current NAV (WMAC\_PCU\_NAV)**

Offset: 0x18108084

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

Bit		
31:26		
25:0		

**8.16.21 Successful RTS Count (WMAC\_PCU\_RTS\_SUCCESS\_CNT)**

Offset: 0x18108088

Access: Hardware = Read/Write

Software = Read-Only

Reset Value: 0x0

This register counts the number of successful RTS exchanges. The counter stops at 0xFFFF. After a read, automatically resets to 0.

Bit		
31:16		
15:0		

**8.16.22 Failed RTS Count (WMAC\_PCU\_RTS\_FAIL\_CNT)**

Offset: 0x1810808C

Access: Hardware = Read/Write

Software = Read-Only

Reset Value: 0x0

This register counts the number of failed RTS exchanges. The counter stops at 0xFFFF. After a read, this register is automatically reset to 0.

Bit	Name	Description
31:16	RES	Reserved
15:0	RTS_FAIL	RTS/CTS exchange failure counter

**8.16.23 FAIL ACK Count (WMAC\_PCU\_ACK\_FAIL\_CNT)**

Offset: 0x18108090

Access: Hardware = Read/Write

Software = Read-Only

Reset Value: 0x0

This register counts the number of failed acknowledgements. The counter stops at 0xFFFF. After a read, this register is automatically reset to 0.

Bit	Name	Description
31:16	RES	Reserved
15:0	ACK_FAIL	DATA/ACK failure counter

**8.16.24 Failed FCS Count (WMAC\_PCU\_FCS\_FAIL\_CNT)**

Offset: 0x18108094

Access: Hardware = Read/Write

Software = Read-Only

Reset Value: 0x0

This register counts the number of failed frame check sequences. The counter stops at 0xFFFF. After a read, this register is automatically reset

Bit	Name	Description
31:16	RES	Reserved
15:0	FCS_FAIL	FCS failure counter

**8.16.25 Beacon Count (WMAC\_PCU\_BEACON\_CNT)**

Offset: 0x18108098

Access: Hardware = Read/Write

Software = Read-Only

Reset Value: 0x0

This register counts the number of valid beacon frames received. The counter stops at 0xFFFF. After a read, automatically resets to 0.

Bit	Name	Description
31:16	RES	Reserved
15:0	BEACONCNT	Valid beacon counter

**8.16.26 Sleep 1 (WMAC\_PCU\_SLP1)**

Offset: 0x181080D4

Access: Hardware = Read/Write

Software = Read-Only

Reset Value: 0x0

The Sleep 1 register in conjunction with the “Sleep 2 (WMAC\_PCU\_SLP2)” register, controls when the AR9341 should wake when waiting for AP Rx traffic. Sleep registers are only used when the AR9341 is in STA mode.

Bit	Name	Reset	Description
31:21	CAB_TIMEOUT	0x5	Time in 1/8 TU the PCU waits for CAB after receiving the beacon or the previous CAB; insures that if no CAB is received after the beacon or if a long gap occurs between CABs, CAB powersave state returns to idle.
20	RES	0x0	Reserved
19	ASSUME_DTIM	0x0	A mode bit which indicates whether to assume a beacon was missed when the SLP_BEACON_TIMEOUT occurs with no received beacons, in which case it assumes the DTIM was missed, and waits for CAB.
18:0	RES	0x0	Reserved

**8.16.27 Sleep 2 (WMAC\_PCU\_SLP2)**

Offset: 0x181080D8

Access: Hardware = Read/Write

Software = Read-Only

Reset Value: 0x2

Bit	Name	Description
31:21	BEACON_TIMEOUT	Time in TU that the PCU waits for a beacon after waking up. If this time expires, the PCU woke due to SLP_NEXT_DTIM, and SLP_ASSUME_DTIM is active, then it assumes the beacon was missed and goes directly to watching for CAB. Otherwise when this time expires, the beacon powersave state returns to idle.
20:0	RES	Reserved

**8.16.28 Address 1 Mask Lower 32 Bits (WMAC\_PCU\_ADDR1\_MASK\_L32)**

Offset: 0x181080E0

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0xFFFFFFFF

This STA register provides multiple BSSID support when the AR9341 is in AP mode.

Bit	Name	Description
31:0	STA_MASK_L	STA address mask lower 32-bit register. Provides multiple BSSID support.

**8.16.29 Address 1 Mask Upper 16 Bits (WMAC\_PCU\_ADDR1\_MASK\_U16)**

Offset: 0x181080E4

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0xFFFF

This STA register provides multiple BSSID support when the AR9341 is in AP mode.

Bit	Name	Description
31:16		
15:0	STA_MASK_L	STA address mask upper 16-bit register. Provides multiple BSSID support.

**8.16.30 Tx Power Control (WMAC\_PCU\_TPC)**

Offset: 0x181080E8

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x3F

The 6-bit Tx power control sent from the MAC pically controlled using the Tx descriptor field. But self-generated response frames such as ACK, CTS, and chirp that do not have a Tx descriptor use the values in the Tx power control register instead.

Bit	Name	Description
31:30	RES	Reserved
29:24	RPT_PWR	Tx power control for self-generated action/NoACK frame
23:22	RES	Reserved
21:16	CHIRP_PWR	Tx power control for chirp
15:14	RES	Reserved
13:8	CTS_PWR	Tx power control for CTS
7:6	RES	Reserved
5:0	ACK_PWR	Tx power control for ACK

**8.16.31Tx Frame Counter (WMAC\_PCU\_TX\_FRAME\_CNT)**

Offset: 0x181080EC

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

The Tx frame counter counts the number of cycles the TX\_FRAME signal is active.

Bit	Name	Description
31:0	TX_FRAME_CNT	Counts the number of cycles the TX_FRAME signal is active

**8.16.32Rx Frame Counter (WMAC\_PCU\_RX\_FRAME\_CNT)**

Offset: 0x181080F0

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

The receive frame counter counts the number of cycles the RX\_FRAME signal is active.

Bit	Name	Description
31:0	RX_FRAME_CNT	Counts the number of cycles the RX_FRAME signal is active

**8.16.33Rx Clear Counter (WMAC\_PCU\_RX\_CLEAR\_CNT)**

Offset: 0x181080F4

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

The receive clear counter counts the number of cycles the RX\_CLEAR signal is not active.

Bit	Name	Description
31:0	RX_CLEAR_CNT	Counts the number of cycles the RX_CLEAR signal is low

**8.16.34Cycle Counter (WMAC\_PCU\_CYCLE\_CNT)**

Offset: 0x181080F8

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

The cycle counter counts the number of clock

Bit	Name	Description
31:0	CYCLE_CNT	Counts the number of clock cycles

**8.16.35Quiet Time 1 (WMAC\_PCU\_QUIET\_TIME\_1)**

Offset: 0x181080FC

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

The Quiet Time registers implement the quiet time function specified in the proposed 802.11h extension supporting radar detection.

Bit	Name	Description
31:18	RES	Reserved
17	QUIET_ACK_CTS_ENABLE	If set, then the MAC sends an ACK or CTS in response to a received frame
16:0	RES	Reserved



### 8.16.36 Quiet Time 2 (WMAC\_PCU\_QUIET\_TIME\_2)

Offset: 0x18108100


Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

**NOTE:** QUIET\_ENABLE is implemented as GENERIC\_TIMER\_ENABLE and NEXT\_QUIET as GENERIC\_TIMER\_NEXT. QUIET\_PERIOD is implemented as GENERIC\_TIMER\_PERIOD.

The Quiet Time registers implement the quiet time function specified in the proposed 802.11h extension supporting radar detection.



Bit		
31:16	QUIET_DURATION	The length of time in TUs (TU = 1024 s) that the chip is required to be quiet
15:0		

### 8.16.37 QoS NoACK (WMAC\_PCU\_QOS\_NO\_ACK)

Offset: 0x18108108

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x52

This register provides a mechanism to locate the NoACK information in the QoS field and determine which encoding means NoACK.

Bit			
31:9			
8:7	NOACK_BYTE_OFFSET	Number of bytes from the byte after end of the header of a data packet to the byte location where NoACK information is stored. (The end of the header is at byte offset 25 for 3-address packets and 31 for 4-address packets.)	
6:4	NOACK_BIT_OFFSET	Offsets from the byte where the NoACK information should be stored; offset	
3:0	NOACK_2_BIT_VALUES	These values are of a two bit field that indicate NoACK	
			Encoding Matching NoACK
			00
			01
		x1xx	10
		1xxx	11

**8.16.38 PHY Error Mask (WMAC\_PCU\_PHY\_ERROR\_MASK)**

Offset: 0x1810810C

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x2

**NOTE:** Provides the ability to choose which PHY errors to filter from the BB; the number offsets into this register. If the mask value at the offset is 0, the error filters and does not show on the Rx queue.

Bit	Name	Description
31	ERROR CCK RESTART	CCK restart error
30	ERROR CCK SERVICE	CCK service error
29:28	RES	Reserved
27	ERROR CCK RATE_ILLEGAL	CCK illegal rate error
26	ERROR CCK HEADER_CRC	CCK CRC header error
25	ERROR CCK TIMING	False detection for CCK
24		
23	ERROR OFDM RESTART	OFDM restart error
22	ERROR OFDM SERVICE	OFDM service error
21	ERROR OFDM POWER_DROP	OFDM power drop error
20	ERROR OFDM LENGTH_ILLEGAL	OFDM illegal length error
19	ERROR OFDM RATE_ILLEGAL	OFDM illegal rate error
18	ERROR OFDM SIGNAL_PARITY	OFDM signal parity error
17	ERROR OFDM TIMING	False detection for OFDM
16:8		
7	ERROR TX_INTERRUPT_RX	Transmit interrupt
6	ERROR ABORT	
5	ERROR RADAR_DETECT	Radar detect error
4	ERROR PANIC	
3:1		
0	ERROR TRANSMIT_UNDERRUN	Transmit underrun error

**8.16.39 Rx Buffer (WMAC\_PCU\_RXBUF)**

Offset: 0x18108114

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: See field description

Bit	Name	Reset	Description
31:12	RES	0x0	Reserved
11	REG_RD_ENABLE	0x0	When reading WMAC_PCU_BUF with this bit set, hardware returns the contents of the receive buffer.
10:0	HIGH_PRIORITY_THRSHD	0x7FF	When number of valid entries in the receive buffer is larger than this threshold, the host interface logic gives the higher priority to receive side to prevent receive buffer overflow.

**8.16.40 QoS Control (WMAC\_PCU\_MIC\_QOS\_CONTROL)**

Offset: 0x18108118

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0xAA

Bit	Name	Description
31:17	RES	Reserved
16	MIC_QOS_ENABLE	Enable MIC QoS control
		0    Disable hardware Michael
		1    Enable hardware Michael
15:14	MIC_QOS_CONTROL [7]	MIC QoS control [7]. See options for <a href="#">"MIC_QOS_CONTROL [0]"</a> .
13:12	MIC_QOS_CONTROL [6]	<a href="#">"MIC_QOS_CONTROL [0]"</a> .
11:10	MIC_QOS_CONTROL [5]	<a href="#">"MIC_QOS_CONTROL [0]"</a> .
9:8	MIC_QOS_CONTROL [4]	<a href="#">"MIC_QOS_CONTROL [0]"</a> .
7:6	MIC_QOS_CONTROL [3]	<a href="#">"MIC_QOS_CONTROL [0]"</a> .
5:4	MIC_QOS_CONTROL [2]	<a href="#">"MIC_QOS_CONTROL [0]"</a> .
3:2	MIC_QOS_CONTROL [1]	<a href="#">"MIC_QOS_CONTROL [0]"</a> .
1:0	MIC_QOS_CONTROL [0]	MIC QoS control [0]
		2    Use MIC_QOS_SELECT when calculating Michael
		3    Use inverse of MIC_QOS_SELECT when calculating Michael

**8.16.41 Michael QoS Select (WMAC\_PCU\_MIC\_QOS\_SELECT)**

Offset: 0x1810811C

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x3210

Bit		
31:28	MIC_QOS_SELECT [7]	MIC QoS select [7]. Select the OOS TID bit when calculating Michael.
27:24	MIC_QOS_SELECT [6]	MIC QoS select [6]. Select the OOS TID bit when calculating Michael.
23:20	MIC_QOS_SELECT [5]	MIC QoS select [5]. Select the OOS TID bit when calculating Michael.
19:16	MIC_QOS_SELECT [4]	MIC QoS select [4]. Select the OOS TID bit when calculating Michael.
15:12	MIC_QOS_SELECT [3]	MIC QoS select [3]. Select the OOS TID bit when calculating Michael.
11:8	MIC_QOS_SELECT [2]	MIC QoS select [2]. Select the OOS TID bit when calculating Michael.
7:4	MIC_QOS_SELECT [1]	MIC QoS select [1]. Select the OOS TID bit when calculating Michael.
3:0	MIC_QOS_SELECT [0]	MIC QoS select [0]. Select the OOS TID bit when calculating Michael.

**8.16.42 Miscellaneous Mode (WMAC\_PCU\_MISC\_MODE)**

Offset: 0x18108120

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: See field description

Bit	Name	Reset	Description
31:29	RES	0x0	Reserved
28	ALWAYS_PERFORM_KEY_SEARCH	0x0	If this bit is set, key search is performed for every frame in an aggregate. If this bit is cleared, key search is only performed for the first frame of an aggregate. Unless the transmitter address is different between the frames in an aggregate. This bit has no effect on non-aggregate frame packets.
27	SEL_EVM	0x1	If set, the EVM field of the Rx descriptor status contains the EVM data received from the BB. If cleared, the EVM field of the Rx descriptor status contains 3 bytes of Legacy PLCP, 2 service bytes, and 6 bytes of HP PLCP.
26	CLEAR_BA_VALID	0x0	If set, the state of the block ACK storage is invalidated.
25:22	RES	0x0	Reserved
21	TBTT_PROTECT	0x1	If set, then the time from TBTT to 20 $\mu$ s after TBTT is protected from transmit. Turn this off in ad hoc mode or if this MAC is used in the AP.
20	RES	0x1	Reserved
19	RES	0x0	Reserved
18	FORCE_QUIET_COLLISION	0x0	If set, the PCU thinks that it is in quiet collision period, kills any transmit frame in progress, and prevents any new frame from starting.
17:13	RES	0x0	Reserved
12	TXOP_TBTT_LIMIT_ENABLE	0x0	If this limit is set, then logic to limit the value of the duration to fit the time remaining in TXOP and time remaining until TBTT is turned on. This logic
11:5	RES	0x0	Reserved
4	CCK_SIFS_MODE	0x0	If set, the chip assumes that it is using 802.11g mode where SIFS is set to 16 $\mu$ s and non-CCK frames must add 6 to SIFS to make it CCK frames. This bit is needed in duration calculation, as is the SIFS_TIME register.
3	TX_ADD_TSF	0x0	If the TX_ADD_TSF bit is set, the TSF in the transmit packet will be added to the internal TSF value for transmit beacons and prob_response frames.
2	MIC_NEW_LOCATION_ENABLE	0x0	If MIC_NEW_LOCATION_ENABLE is set, the Tx Michael Key is assumed to be co-located in the same entry where the Rx Michael key is.
1	RES	0x0	Reserved
0	BSSID_MATCH_FORCE	0x0	If the BSSID_MATCH_FORCE bit is set, all logic based on matching the

**8.16.43 Filtered OFDM Counter (WMAC\_PCU\_FILTER\_OFDM\_CNT)**

Offset: 0x18108124

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

The filtered OFDM counters use the MIB control signals.

Bit	Name	Description
31:24	RES	Reserved
23:0	FILTOFDM_CNT	Counts the OFDM frames that were filtered using MIB control signals. The MIB freeze register holds all the values of these registers, and MIB zeros out all the values of these registers. PIB MIB forces incrementation of all registers in each cycle. This counter saturates at the highest value and is writable. If the upper two bits of these counters are b11, PCU_MIB_THRESHOLD is asserted and an interrupt generated.

**8.16.44 Filtered CCK Counter (WMAC\_PCU\_FILTER\_CCK\_CNT)**

Offset: 0x18108128

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	RES	Reserved
23:0	FILTCK_CNT	Counts the CCK frames that were filtered using MIB control signals. The MIB freeze register holds all the values of these registers, and MIB zeros out all the values of these registers. PIB MIB forces incrementation of all registers in each cycle. This counter saturates at the highest value and is writable. If the upper two bits of these counters are b11, PCU_MIB_THRESHOLD is asserted and an interrupt generated.

**8.16.45 PHY Error Counter 1 (WMAC\_PCU\_PHY\_ERR\_CNT\_1)**

Offset: 0x1810812C

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

The PHY error counters count any PHY error matching the respective mask. The bits of 32-bit

masks correspond to the first 32 encoded values of the error. Setting multiple bits in the mask provides an ORing function to provide flexibility in counting. For example, if setting the mask bits to 0xFF0000FF, then all PHY errors from 0–7 and 24–31 are counted.

Bit	Name	Description
31:24	RES	Reserved
23:0	PHY_ERROR_CNT1	Counts any PHY error1 using MIB control signals. The MIB freeze register holds all the values of these registers, and MIB zeros out all the values of these registers. PIB MIB forces incrementation of all registers in each cycle. Counter saturates at the highest value and is writable. If the upper two counter bits are b11, PCU_MIB_THRESHOLD is

**8.16.46 PHY Error Counter 1 Mask (WMAC\_PCU\_PHY\_ERR\_CNT\_1\_MASK)**

Offset: 0x18108130

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:0	PHY_ERROR_CNT_MASK1	Counts any error that matches the PHY error1 mask. The values of any 32-bit masks correspond to the first 32 encoded values of the error. Setting multiple bits in the mask provides an ORing function to allow counting flexibility (e.g., setting the mask to 0xFF0000FF means all PHY errors from [7:0] and [31:24] are counted).

**8.16.47 PHY Error Counter 2 (WMAC\_PCU\_PHY\_ERR\_CNT\_2)**

Offset: 0x18108134

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	RES	Reserved
23:0	PHY_ERROR_CNT	Counts any error that matches the PHY error2 mask. The values of any 32-bit masks correspond to the first 32 encoded values of the error. Setting multiple bits in the mask provides an ORing function to allow counting flexibility (e.g., setting the mask to 0xFF0000FF means all PHY errors from 0:7 and 24:31 are counted).

**8.16.48PHY Error Counter 2 Mask (WMAC\_PCU\_PHY\_ERR\_CNT\_2\_MASK)**

Offset: 0x18108138

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:0	PHY_ERROR_CNT_MASK2	Counts any PHY error2 using MIB control signals. The MIB freeze register holds all the values of these registers, and MIB zeros out all values of these registers. PIB MIB forces incrementation of all registers in each cycle. This counter saturates at the highest value and is writable. If the upper two bits of these counters are b11, PCU_MIB_THRESHOLD is asserted, generating an interrupt.

**8.16.49TSF Threshold (WMAC\_PCU\_TSF\_THRESHOLD)**

Offset: 0x1810813C

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0xFFFF

Bit	Name	Description
31:16	RES	Reserved
15:0	TSF_THRESHOLD	Asserts the PCU_TSF_OUT_OF_RANGE_INTER if the corrected receive TSF in a beacon is different from the internal TSF by more than this threshold.

**8.16.50PHY Error EIFS Mask (WMAC\_PCU\_PHY\_ERROR{EIFS\_MASK)**

Offset: 0x18108144

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:0	VALUE	This mask provides the ability to choose which PHY errors from the baseband cause EIFS delay. The error number is used as an offset into this mask. If the mask value at

**8.16.51PHY Error Counter 3 (WMAC\_PCU\_PHY\_ERR\_CNT\_3)**

Offset: 0x18108168

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	RES	Reserved
23:0	PHY_ERROR_CNT3	Count of PHY errors that pass the PHY_ERR_CNT_3_MASK filter

**8.16.52PHY Error Counter 3 Mask (WMAC\_PCU\_PHY\_ERR\_CNT\_3\_MASK)**

Offset: 0x1810816C

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:0	PHY_ERROR_CNT_MASK3	Mask of the PHY error number allowed to be counted

**8.16.53 MAC PCU Generic Timers 2 (WMAC\_PCU\_GENERIC\_TIMERS2)**

Offset: 0x18108180

Access: Read/Write

Reset Value: Undefined

Bit	Name	Description
31:0	DATA	WMAC_PCU_GENERIC_TIMERS

**8.16.54 MAC PCU Generic Timers Mode 2 (WMAC\_PCU\_GENERIC\_TIMERS2\_MODE)**

Offset: 0x181081C0

Access: See field description

Reset Value: Undefined

Bit	Name	Access	Description
31:11			
10:8	OVERFLOW_INDEX	RO	Overflow index
7:0	ENABLE	RW	Enable

**8.16.55 SIFS, Tx Latency and ACK Shift (WMAC\_PCU\_TXSIFS)**

Offset: 0x181081D0

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:15	RES	Reserved
14:12	ACK_SHIFT	ACK_SHIFT is used to generate the ACK_TIME, which is used to generate the ACK_SIFS_TIME. The ACK_TIME table in the hardware assumes a channel
11:8	TX_LATENCY	TX_LATENCY is the latency in s from TX_FRAME being asserted by the MAC to when the energy of the frame is on the air. This value is used to decrease the time to TBTT and time remaining in TXOP in the calculation to determine quiet
7:0	SIFS_TIME	SIFS_TIME is the number of $\mu$ s in SIFS. This value is used to determine quiet collision and filtering due to TBTT and TXOP limits.

**8.16.56 TXOP for Non-QoS Frames (WMAC\_PCU\_TXOP\_X)**

Offset: 0x181081EC

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:8	RES	Reserved
7:0	SIFS_TIME	TXOP in units of 32 $\mu$ s. A TXOP value exists for each QoS TID value. When a new burst starts, the TID is used to select one of the 16 TXOP values. This TXOP decrements until the end of the burst to make sure that the packets are not sent out by the time TXOP expires. This register is used for legacy non QoS frames.

**8.16.57 TXOP for TID 0 to 3 (WMAC\_PCU\_TXOP\_0\_3)**

Offset: 0x181081F0

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	VALUE_3	Value in units of 32
23:16	VALUE_2	Value in units of 32
15:8	VALUE_1	Value in units of 32
7:0	VALUE_0	Value in units of 32

**8.16.58 TXOP for TID 4 to 7 (WMAC\_PCU\_TXOP\_4\_7)**

Offset: 0x181081F4

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	VALUE_7	Value in units of 32
23:16	VALUE_6	Value in units of 32
15:8	VALUE_5	Value in units of 32
7:0	VALUE_4	Value in units of 32 $\mu$

**8.16.59 TXOP for TID 8 to 11 (WMAC\_PCU\_TXOP\_8\_11)**

Offset: 0x181081F8

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	VALUE_11	Value in units of 32 $\mu$ s
23:16	VALUE_10	Value in units of 32 $\mu$ s
15:8	VALUE_9	Value in units of 32 $\mu$ s
7:0	VALUE_8	Value in units of 32 $\mu$ s



**8.16.60TXOP for TID 0 to 3 (WMAC\_PCU\_TXOP\_12\_15)**

Offset: 0x181081FC

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	VALUE_15	Value in units of 32 $\mu$ s
23:16	VALUE_14	Value in units of 32 $\mu$ s
15:8	VALUE_13	Value in units of 32 $\mu$ s
7:0	VALUE_12	Value in units of 32 $\mu$ s

**8.16.61Generic Timers (WMAC\_PCU\_GENERIC\_TIMERS[0:15])**

Offset: 0x18108200

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

Address	Default	Description
0x8200– 0x821C		
0x8220– 0x823C		

**NOTE:** GENERIC\_TIMER\_0, unlike other generic timers, does not wake the MAC before timer expiration and its overflow mechanism does not generate an interrupt. Instead, it silently adds this period repeatedly until the next timer advances past the TSF. Thus when MAC wakes after sleeping for multiple TBTTs, the TGBTT does not assert repeatedly or cause the beacon miss count to jump.

7	No dedicated function

**8.16.62Generic Timers Mode (WMAC\_PCU\_GENERIC\_TIMERS\_MODE)**

Offset: 0x18108240

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x00100000

Bit	Name	Description
31:11	THRESH	Number of $\mu$ s that generate a threshold interrupt if exceeded in TSF comparison
10:8	OVERFLOW_INDEX	Indicates the last generic timer that overflowed
7:0	ENABLE	Timer enable

**8.16.6332 KHz Sleep Mode (WMAC\_PCU\_SLP32\_MODE)**

Offset: 0x18108244

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: See field description

Bit	Name	Reset	Description
31:23	RES	0x0	Reserved
22	DISABLE_32KHZ	0x0	Indicates the 32 KHz clock is not used to control the TSF, but the MAC clock increments the TSF. Only used on AP class devices that do not go to sleep.
21	TSF_WRITE_STATUS	0x1	The TSF write status
20	ENABLE	0x1	When set, indicates that the TSF should be allowed to increment
19:0	HALF_CLK_LATENCY	0xF424	Time in s from the detection of the falling edge of the 32 KHz clk

**8.16.6432 KHz Sleep Wake (WMAC\_PCU\_SLP32\_WAKE)**

Offset: 0x18108248

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x800

Bit	Name	Description
31:16		
15:0	XTL_TIME	Time in s before a generic timer should expire that the wake signal asserts s due to 32 KHz clock resolution.

**8.16.6532 KHz Sleep Increment (WMAC\_PCU\_SLP32\_INC)**

Offset: 0x1810824C

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x1E848

Bit	Name	Description
31:20	RES	Reserved
19:0	TSF_INC	Time in $1/2^{12}$ of a $\mu$ s the TSF increments on the rising edge of the 32 KHz clk (30.5176 $\mu$ s period). The upper 8 bits are at $\mu$ s resolution. The lower 12 bits are the fractional portion. $\frac{1 \text{ unit}}{1/2^{12} \text{ ms}} = \frac{X}{30.5176 \text{ ms}}$ Where X = 125000, or 0x1E848 is the default setting for 32.768 MHz clock.

**8.16.66 Sleep MIB Sleep Count (WMAC\_PCU\_SLP\_MIB1)**

Offset: 0x18108250

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:0	SLEEP_CNT	Counts the number of 32 KHz clock cycles that the MAC has been asleep

**8.16.67 Sleep MIB Cycle Count (WMAC\_PCU\_SLP\_MIB2)**

Offset: 0x18108254

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:0	CYCLE_CNT	Counts the absolute number of 32KHz clock cycles. When CYCLE_CNT bit 31 is 1, the MIB interrupt will be asserted. SLEEP_CNT and CYCLE_CNT are saturating counters when the value of CYCLE_CNT reaches

**8.16.68 Sleep MIB Control Status (WMAC\_PCU\_SLP\_MIB3)**

Offset: 0x18108258

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:2	RES	Reserved
1	PENDING	SLEEP_CNT, CYCLE_CNT, and CLR_CNT are writable for diagnostic purposes. Before every read/write, the pending bit should be polled to verify any pending
0	CLR_CNT	CLR_CNT clears both SLEEP_CNT and CYCLE_CNT. Pending is asserted while the

**8.16.69MAC PCU WoW 1 (WMAC\_PCU\_WOW1)**

Offset: 0x1810825C

Access: See field description

Reset Value: See field description

Bit	Name	Access	Reset	Description
31:28	CW_BITS	RW	0x4	Indicates the number of bits used in the contention window. If = N, the random backoff is selected between 0 and $(2^N) - 1$ . For example, if CS_BITS = 4, the random backoff is selected between 0 and 15. Values larger than 10 are assumed to be 10.
27:22	RES	RO	0x0	Reserved
21	BEACON_FAIL	RO	0x0	Beacon receive timeout
20	KEEP_ALIVE_FAIL	RO	0x0	Indicates excessive retry or other problems which cause the
19	INTR_DETECT	RO	0x0	Set when an interrupt was detected
18	INTR_ENABLE	RW	0x0	When set, indicates that MAC interrupts that are not masked
17	MAGIC_DETECT	RO	0x0	Set when a magic packet has been detected
16	MAGIC_ENABLE	RW	0x0	When set, indicates the magic packet detection has been enabled
15:8	PATTERN_DETECT	RO	0x0	Indicate the which of the 8 patterns were matched a receive
7:0	PATTERN_ENABLE	RW	0x0	Indicate the which of the 8 patterns are enabled for compare

**8.16.70PCU WoW 2 (WMAC\_PCU\_WOW2)**

Offset: 0x18108260

Access: Read/Write

Reset Value: See field description

Bit	Name	Reset	Description
31:24	RES		
23:16	TRY_CNT	0X00000008	Time in
15:8	SLOT	0X00000009	Time in
7:0	AIFS	0X000000CC	Time in

**8.16.71MAC PCU WoW Beacon Fail Enable (WMAC\_PCU\_WOW3\_BEACON\_FAIL)**

Offset: 0x18108270

Access: Read/Write

Reset Value: 0x0

Bit	Name	Description
31:1	RES	Reserved
0	ENABLE	Enable WoW if the AP fails to send a beacon

**8.16.72 MAC PCU WoW Beacon Fail Timeout (WMAC\_PCU\_WOW3\_BEACON)**

Offset: 0x18108274

Access: Read/Write

Reset Value: 0x40000000

Bit	Name	Description
31:0	TIMEOUT	WoW beacon fail timeout value (REFCLK cycles)

**8.16.73 MAC PCU WoW Keep Alive Timeout (WMAC\_PCU\_WOW3\_KEEP\_ALIVE)**

Offset: 0x18108278

Access: Read/Write

Reset Value: 0x3E4180

Bit	Name	Description
31:0	TIMEOUT	WoW keep alive timeout value (REFCLK cycles)

**8.16.74 MAC PCU WoW Automatic Keep Alive Disable (WMAC\_PCU\_WOW\_KA)**

Offset: 0x1810827C

Access: Read/Write

Reset Value: See field description

Bit	Name	Reset	Description
31:3	RES		
2	BKOFF_CS_ENABLE	0x00000001	Enable carrier sense during KEEPALIVEBACKOFF state
1	FAIL_DISABLE	0x00000000	Disable WoW If there is a failure in sending keep-alive frames
0	AUTO_DISABLE	0x00000000	Disable automatic transmission of keep-alive frames

**8.16.75 WoW Offset 1 (PCU\_WOW4)**

Offset: 0x18108294

Access: Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	OFFSET3	Offset for pattern 3
23:16	OFFSET2	Offset for pattern 2
15:8	OFFSET1	Offset for pattern 1
7:0	OFFSET0	Offset for pattern 0

**8.16.76WoW Offset 2 (PCU\_WOW5)**

Offset: 0x18108298

Access: Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	OFFSET7	Offset for pattern 7
23:16	OFFSET6	Offset for pattern 6
15:8	OFFSET5	Offset for pattern 5
7:0	OFFSET4	Offset for pattern 4

**8.16.77Global Mode (WMAC\_PCU\_20\_40\_MODE)**

Offset: 0x18108318

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:1	RES	Reserved
0	JOINED_RX_CLEAR	Setting this bit causes the RX_CLEAR used in the MAC to be the AND of the control channel RX_CLEAR and the extension channel RX_CLEAR. If this bit is clear then the MAC will use only the control channel RX_CLEAR.

**8.16.78Difference RX\_CLEAR Counter (WMAC\_PCU\_RX\_CLEAR\_DIFF\_CNT)**

Offset: 0x18108328

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:0	RX_CLEAR_DIFF_CNT	A cycle counter MIB register. On every cycle of the MAC clock, this counter increments every time the extension channel RX_CLEAR is low when the MAC is not actively transmitting or receiving. Due to a small lag between TX_FRAME and RX_CLEAR as well as between RX_CLEAR and RX_FRAME, the count may have some residual value even when no activity is on the extension channel.

**8.16.79 Control Registers for Block BA Control Fields (WMAC\_PCU\_BA\_BAR\_CONTROL)**

Offset: 0x18108330

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: See field description

Bit	Name	Reset	Description
31:13	RES	0x0	Reserved
12	UPDATE_BA_BITMAP_QOS_NULL	0x0	When set, it enables the update of BA_BITMAP on a QoS Null frame
11	TX_BA_CLEAR_BA_VALID	0x0	When set, enables the BA_VALID bits to be cleared upon transmit of the block ACK for an aggregate frame or on receiving a BAR
10	FORCE_NO_MATCH	0x0	Causes the BA logic to never find a match of previous saved
9	ACK_POLICY_VALUE	0x1	The value of the ACK policy bit
8	COMPRESSED_VALUE	0x1	The value of the compressed bit
7:4	ACK_POLICY_OFFSET	0x0	Indicates the bit offset in the block ACK or block ACK request control field which defines the location of the ACK policy bit.
3:0	COMPRESSED_OFFSET	0x2	Indicates the bit offset in the block ACK or block ACK request control field which defines the location of the COMPRESSED bit.

**8.16.80 Legacy PLCP Spoof (WMAC\_PCU\_LEGACY\_PLCP\_SPOOF)**

Offset: 0x18108334

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: See field description

Bit	Name	Reset	Description
31:9	RES	0x0	Reserved
12:8	MIN_LENGTH	0xE	Defines the minimum spoofed legacy PLCP length
7:0	EIFS_MINUS_DIFS		s to be subtracted from the transmit packet duration to provide fairness for legacy devices as well as HT devices.

**8.16.81 PHY Error Mask and EIFS Mask (WMAC\_PCU\_PHY\_ERROR\_MASK\_CONT)**

Offset: 0x18108338

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:19	RES	Reserved
23:16	EIFS_VALUE	Continuation of WMAC_PCU_PHY_ERROR_MASK_VALUE. Bits [2], [1], and [0] correspond to PHY errors 34, 33, and 32. All PHY errors above 39 cause EIFS delay.
15:8	RES	Reserved
7:0	MASK_VALUE	Continuation of WMAC_PCU_PHY_ERROR_MASK_VALUE. Bits [2], [1], and [0] correspond to PHY errors 34, 33, and 32. All PHY errors above 39 are filtered.

**8.16.82Tx Timer (WMAC\_PCU\_TX\_TIMER)**

Offset: 0x1810833C

Access: Hardware = Read/Write

Software = Read/Write

Reset Value: 0x0

Bit	Name	Description
31:16	RES	Reserved
15	TX_TIMER_ENABLE	Enabled when this bit is set to 1
14:0	TX_TIMER	Guarantees the transmit frame does not take more time than the values programmed in this timer. The unit for this timer is in $\mu$ s.

**8.16.83MAC PCU WoW 6 (WMAC\_PCU\_WOW6)**

Offset: 0x1810834C

Access: Read-Only

Reset Value: 0x0

Bit	Name	Description
31:16		
15:0	RXBUF_START_ADDR	Indicates the start address of the frame in RxBUF that caused the WoW event

**8.16.84MAC PCU WoW 5 (WMAC\_PCU\_WOW5)**

Offset: 0x1810835C

Access: Read/Write

Reset Value: 0x0

Bit	Name	Description
31:16		
15:0	RX_ABORT_ENABLE	Enables generation of RX_ABORT when a pattern is matched

**8.16.85Length of Pattern Match for Pattern 0 (WMAC\_PCU\_WOW\_LENGTH1)**

Offset: 0x18108360

Access: Read/Write

Reset Value: 0xFF

The antenna mask normally comes from the Tx descriptor. For self generated frames, this register provides the antenna mask to the baseband via the MAC/baseband interface.

Bit	Name	Description
31:24	PATTERN_0	Used for pattern matching length of the WoW feature
23:16	PATTERN_1	Used for pattern matching length of the WoW feature
15:8	PATTERN_2	Used for pattern matching length of the WoW feature
7:0	PATTERN_3	Used for pattern matching length of the WoW feature



**8.16.86Length of Pattern Match for Pattern 1 (WMAC\_PCU\_WOW\_LENGTH2)**

Offset: 0x18108364

Access: Read/Write

Reset Value: 0xFF

The antenna mask normally comes from the Tx descriptor. For self generated frames, this register provides the antenna mask to the baseband via the MAC/baseband interface.

Bit	Name	Description
31:24	PATTERN_4	Used for pattern matching length of the WoW feature
23:16	PATTERN_5	Used for pattern matching length of the WoW feature
15:8	PATTERN_6	Used for pattern matching length of the WoW feature
7:0	PATTERN_7	Used for pattern matching length of the WoW feature

**8.16.87Enable Control for Pattern Match Feature of WOW (WOW\_PATTERN\_MATCH\_LESS\_THAN\_256\_BYTES)**

Offset: 0x18108368

Access: Read/Write

Reset Value: 0x0

The antenna mask normally comes from the Tx descriptor. For self generated frames, this register provides the antenna mask to the baseband via the MAC/baseband interface.

Bit	Name	Description
31:16	RES	Reserved
15:0	EN	Used for turning on the feature of pattern matching length (<256 bytes) of the WOW

**8.16.88PCU WoW 4 (WMAC\_PCU\_WOW4)**

Offset: 0x18108370

Access: Read/Write

Reset Value: 0x0

Bit	Name	Description
31:16	RES	Reserved
15:8	PATTERN_DETECT	Indicates the which of the 8 patterns were matched a receive packet
7:0	PATTERN_ENABLE	Indicates the which of the 8 patterns are enabled for compare

**8.16.89Exact Length and Offset Requirement Flag for WoW Patterns (WOW2\_EXACT)**

Offset: 0x18108374

Access: Read/Write

Reset Value: See field description

Bit	Name	Reset	Description
31:16	RES	0x0	Reserved
15:8	OFFSET	0x0	Exact offset requirement flag for WoW patterns; 1 bit for each pattern
7:0	LENGTH	0xFF	Exact length requirement flag for WoW patterns;1 bit for each pattern

**8.16.90WoW Offset 2 (PCU\_WOW6)**

Offset: 0x18108378

Access: Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	OFFSET11	Offset for pattern 11
23:16	OFFSET10	Offset for pattern 10
15:8	OFFSET9	Offset for pattern 9
7:0	OFFSET8	Offset for pattern 8

**8.16.91WoW Offset 3 (PCU\_WOW7)**

Offset: 0x1810837C

Access: Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	OFFSET15	Offset for pattern 15
23:16	OFFSET14	Offset for pattern 14
15:8	OFFSET13	Offset for pattern 13
7:0	OFFSET12	Offset for pattern 12

**8.16.92Length of Pattern Match for Pattern 0 (WMAC\_PCU\_WOW\_LENGTH3)**

Offset: 0x18108380

Access: Read/Write

Reset Value: 0xFF

The antenna mask normally comes from the Tx descriptor. For self generated frames, this register provides the antenna mask to the baseband via the MAC/baseband interface.

Bit	Name	Description
31:24	PATTERN_8	Used for pattern matching length of the WoW feature
23:16	PATTERN_9	Used for pattern matching length of the WoW feature
15:8	PATTERN_10	Used for pattern matching length of the WoW feature
7:0	PATTERN_11	Used for pattern matching length of the WoW feature

**8.16.93Length of Pattern Match for Pattern 0 (WMAC\_PCU\_WOW\_LENGTH4)**

Offset: 0x18108384

Access: Read/Write

Reset Value: 0x0

The antenna mask normally comes from the Tx descriptor. For self generated frames, this register provides the antenna mask to the baseband via the MAC/baseband interface.

Bit	Name	Description
31:24	PATTERN_12	Used for pattern matching length of the WoW feature
23:16	PATTERN_13	Used for pattern matching length of the WoW feature
15:8	PATTERN_14	Used for pattern matching length of the WoW feature
7:0	PATTERN_15	Used for pattern matching length of the WoW feature

**8.16.94 TID Value Access Category (WMAC\_PCU\_TID\_TO\_AC)**

Offset: 0x181083A4

Access: Read/Write

Reset Value: 0x0

Bit	Name	Description	
31:0	DATA	Maps the 16 user priority TID values to corresponding access category (AC). Two bits denote the AC for each TID. Bits [1:0] define the AC for TID 0 and next two bits are used for AC of TID 1, and finally bits [31:30] define the AC for TID 15. Default values are as specified in the 11e specification: TID 1 and 2 are BK, TID 0 and 3 are BK, TID 4 and 5 are VI, and TID 6 and 7 are V0. ACs:	
		00	BE
		01	BK

**8.16.95 High Priority Queue Control (WMAC\_PCU\_HP\_QUEUE)**

Offset: 0x181083A8

Access: Read/Write

Reset Value: See field description

Bit			
31:21			
20		0x0	Enable detection and reporting in the Rx status of the UAPSD trigger frames and enable update of the PowerMgt bit in the key cache on error-free Rx-directed frames. If UAPSD enable is set for the AC of an error-free Rx directed QoS frame with the power management bit set, and the key cache entry of the sender has the PowerMgt bit set, it will be detected as a UAPSD trigger.
19:16	FRAME_SUBTYPE_MASK0	0x0	Frame subtype mask for FRAME_SUBTYPE0, to be matched for the frame to be placed in high priority receive queue
15:12	FRAME_SUBTYPE0	0x0	Frame sub type to be matched for the frame to be placed in high
11:10	FRAME_TYPE_MASK0	0x3	Frame type mask for FRAME_TYPE0, to be matched for the frame to be placed in high priority receive queue
9:8	FRAME_TYPE0	0x0	Frame type to be matched for the frame to be placed in high priority receive queue
7	FRAME_BSSID_MATCH0	0x0	If set to 1, frames with matching BSSID are only moved to high priority receive queue on a frame type match
6	FRAME_FILTER_ENABLE0	0x0	Enables the mode where a frame is moved to high priority receive queue based on frame type
5	HPQON_UAPSD	0x0	Set to 1 if the Rx UAPSD trigger frame must be placed in the high priority Rx queue. Any frame that has a STA power management state change is also placed in the HP queue. HPQON_UAPSD = 1 with UAPSD_EN = 0 is not supported.
4	AC_MASK_VO	0x0	Set to 1 if BK traffic needs to be placed in high priority Rx queue
3	AC_MASK_VI	0x0	Set to 1 if VI traffic needs to be placed in high priority Rx queue
2	AC_MASK_BK	0x0	Set to 1 if BK traffic needs to be placed in high priority Rx queue
1	AC_MASK_BE	0x0	Set to 1 if BE traffic needs to be placed in high priority Rx queue
0	ENABLE	0x0	Enables high priority Rx queue

**8.16.96 Hardware Beacon Processing 1 (WMAC\_PCU\_HW\_BCN\_PROC1)**

Offset: 0x181083C8

Access: Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24	ELM2_ID	Element ID 2
23:16	ELM1_ID	Element ID 1
15:8	ELM0_ID	Element ID 0
7	EXCLUDE_ELM2	Exclude information with element ID ELM2 in CRC calculation
6	EXCLUDE_ELM1	Exclude information with element ID ELM1 in CRC calculation
5	EXCLUDE_ELM0	Exclude information with element ID ELM0 in CRC calculation
4	EXCLUDE_TIM_ELM	Exclude beacon TIM element in CRC calculation
3	EXCLUDE_CAP_INFO	Exclude beacon capability information in CRC calculation
2	EXCLUDE_BCN_INTVL	Exclude beacon interval in CRC calculation
1	RESET_CRC	Reset the last beacon CRC calculated
0	CRC_ENABLE	Hardware beacon processing

**8.16.97 Hardware Beacon Processing 2 (WMAC\_PCU\_HW\_BCN\_PROC2)**

Offset: 0x181083CC

Access: Read/Write

Reset Value: 0x0

Bit	Name	Description
31:24		
23:16	ELM3_ID	Element ID 3
15:8	FILTER_INTERVAL	Filter interval for beacons
7:3		
2	EXCLUDE_ELM3	Exclude information with element ID ELM3 in CRC calculation
1	INTERVAL	Reset internal interval counter
0	FILTER_INTERVAL_ENABLE	

### 8.16.98 Key Cache (WMAC\_PCU\_KEY\_CACHE[0:1023])

Offset: 0x18108800

Access: Hardware = Read-Only

Software = Read/Write

Reset Value: 0x0

**Table 8-18. Offset to First Dword of Nth Key [1]**

Intra Key	Offset Bits	Description
$8*N + 00$	31:0	Key[31:0]
$8*N + 04$	15:0	Key[47:32]
$8*N + 08$	31:0	Key[79:48]
$8*N + 0C$	15:0	Key[95:79]
$8*N + 10$	31:0	Key[127:96]
$8*N + 14$	14:3	Reserved
	9	Power Mgt bit of last error-free
	8:5	UAPSD mask for the four ACs.
	2:0	Key type:
$8*N + 18$	31:0	Addr[32:1]
$8*N + 1C$	17:16	Key ID for multicast keys
	15	Key valid
	0	Entry has multi/broadcast key
	1	Entry has unicast key
	14:0	Addr[47:33]

[1] Key = (Address: 8800 + 20\*N)

When the key type is 4 (TKIP) and key is valid, this entry + 64 contains the Michael key.

**Table 8-19. Offset to First Dword of Nth Key (Continued)**

Intra Key	Offset Bits	Description
$8*N + 800$	31:0	Rx Michael key 0
$8*N + 804$	15:0	Tx Michael key 0 [31:16]
$8*N + 808$	31:0	Rx Michael key 1
$8*N + 80C$	15:0	Tx Michael key 0 [15:0]
$8*N + 810$	31:0	Tx Michael key 1
+ 814	RES	Reserved
+ 818	RES	Reserved
+ 81C	RES	Reserved
	15	Key Valid = 0

TKIP keys are not allowed to reside in the entries 64–127 because they require the Michael key. Entries 64–67 are always reserved for

Internally this memory is 50 bits wide, thus to write a line of the memory requires two 32-bit writes. All writes to registers with an offset of 0x0 or 0x8 actually write to a temporary holding register. A write to register with an offset of 0x4 or 0xC writes to the memory.

### 8.17 Checksum Registers

Table 8-20 summarizes the Checksum registers for the AR9341.

Table 8-20. Checksum Registers Summary

Address	Name	Description	Page
0x18400000	DMATX_CONTROL	Checksum Transmit Control	<a href="#">page 268</a>
0x18400004	DMATX_CONTROL1	Checksum Transmit Control 1	<a href="#">page 269</a>
0x18400008	DMATX_CONTROL2	Checksum Transmit Control 2	<a href="#">page 269</a>
0x1840000C	DMATX_CONTROL3	Checksum Transmit Control 3	<a href="#">page 269</a>
0x18400010	DMATX_DESC0	First Tx Descriptor Address	<a href="#">page 269</a>
0x18400014	DMATX_DESC1		<a href="#">page 270</a>
0x18400018	DMATX_DESC2		<a href="#">page 270</a>
0x1840001C	DMATX_DESC3		<a href="#">page 270</a>
0x18400020	DMATX_DESC_STATUS		<a href="#">page 270</a>
0x18400024	DMATX_ARB_CFG		<a href="#">page 271</a>
0x18400028	RR_PKTCNT01		<a href="#">page 271</a>
0x1840002C	RR_PKTCNT23		<a href="#">page 271</a>
0x18400030	TXST_PKTCNT		<a href="#">page 271</a>
0x18400034	DMARX_CONTROL		<a href="#">page 272</a>
0x18400038	DMARX_DESC		<a href="#">page 272</a>
0x1840003C	DMARX_DESC_STATUS		<a href="#">page 272</a>
0x18400040			<a href="#">page 273</a>
0x18400044			<a href="#">page 273</a>
0x18400048	ARB_BURST		<a href="#">page 274</a>
0x18400050	RESET_DMA		<a href="#">page 274</a>
0x18400054			<a href="#">page 274</a>

#### 8.17.1 Checksum Transmit Control (DMATX\_CONTROL)

Address: 0x18400000

Access: Read/Write

Reset: 0x0

This register is used to enable DMA transmit packet transfers for channel 0.

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	TXEN	Setting this bit enables DMA transmit packet transfers for channel 0. This bit is cleared by the built-in DMA controller whenever it encounters a Tx Underrun or Bus Error state.

**8.17.2 Checksum Transmit Control1 (DMATX\_CONTROL1)**

Address: 0x18400004

Access: Read/Write

Reset: 0x0

This register is used to enable DMA transmit packet transfers for channel 1.

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	TXEN	Setting this bit enables DMA transmit packet transfers for channel 1. This bit is cleared by the built-in DMA controller whenever it encounters a Tx Underrun or Bus Error state.

**8.17.3 Checksum Transmit Control2 (DMATX\_CONTROL2)**

Address: 0x18400008

Access: Read/Write

Reset: 0x0

This register is used to enable DMA transmit packet transfers for channel 2.

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	TXEN	Setting this bit enables DMA transmit packet transfers for channel 2. This bit is cleared by the built-in DMA controller whenever it encounters a Tx Underrun or

**8.17.4 Checksum Transmit Control3 (DMATX\_CONTROL3)**

Address: 0x1840000C

Access: Read/Write

Reset: 0x0

This register is used to enable DMA transmit packet transfers for channel 3.

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	TXEN	Setting this bit enables DMA transmit packet transfers for channel 3. This bit is cleared by the built-in DMA controller whenever it encounters a Tx Underrun or

**8.17.5 First Tx Descriptor Address (DMATX\_DESC0)**

Address: 0x18400010

Access: Read/Write

Reset: 0x0

This register contains the first Tx descriptor address for channel 0.

Bit	Bit Name	Description
31:0	ADDR	The address of the first Tx descriptor in the chain for channel 0

**8.17.6 First Tx Descriptor Address 1 (DMATX\_DESC1)**

Address: 0x18400014

Access: Read/Write

Reset: 0x0

This register contains the first Tx descriptor address for channel 1.

Bit	Bit Name	Description
31:0	ADDR	The address of the first Tx descriptor in the chain for channel 1

**8.17.7 First Tx Descriptor Address 2 (DMATX\_DESC2)**

Address: 0x18400018

Access: Read/Write

Reset: 0x0

This register contains the first Tx descriptor address for channel 2.

Bit	Bit Name	Description
31:0	ADDR	The address of the first Tx descriptor in the chain for channel 2

**8.17.8 First Tx Descriptor Address 3 (DMATX\_DESC3)**

Address: 0x1840001C

Access: Read/Write

Reset: 0x0

This register contains the first Tx descriptor

Bit	Bit Name	Description
31:0	ADDR	The address of the first Tx descriptor in the chain for channel 3

**8.17.9 DMA Tx Descriptor Status (DMATX\_DESC\_STATUS)**

Address: 0x18400020

Access: Read/Write

Reset: 0x0

This register reflects the status of the DMA Tx

Bit	Bit Name	Description
31:26	RES	Reserved. Must be written with zero.
25:24	CHAIN_NUM	Denotes an active chain
23:16	PKTCNT	Packet count for channel 0
15:9	RES	Reserved. Must be written with zero.
8:5	DESC_INTR	When set, indicates that a Tx descriptor interrupt is pending for a corresponding chain (Ex. chain3, chain2, etc.)
4	BUSERROR	When set, indicates that a host slave split, retry, or error response was received by the DMA controller
3	UNDERRUN3	Set when the DMA controller reads a descriptor for channel 3 with the Empty flag set to 1
2	UNDERRUN2	Set when the DMA controller reads a descriptor for channel 2 with the Empty flag set to 1
1	UNDERRUN1	Set when the DMA controller reads a descriptor for channel 1 with the Empty flag set to 1
0	UNDERRUN0	Set when the DMA controller reads a descriptor for channel 0 with the Empty flag set to 1



**8.17.10DMA Tx Arbitration Configuration (DMATX\_ARB\_CFG)**

Address: 0x18400024

This register configures the Tx arbitration.

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:26	WGT3	0x8	Weight for channel 3
25:20	WGT2	0x4	Weight for channel 2
19:14	WGT1	0x2	Weight for channel 1
13:8	WGT0	0x1	Weight for channel 0
7:1	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	RRMODE	0x1	Round robin mode

**8.17.11Channel 0 and 1 Round-robin Packet Count (RR\_PKTCNT01)**

Address: 0x18400028

This register contains the round-robin packet

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Reset	Description
31:25	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
24:16	PKTCNT1	0x0	Packet count for channel 1
15:9		0x0	Reserved. Must be written with zero. Contains zeros when read.
8:0	PKTCNT0	0x0	Packet count for channel 0

**8.17.12Channel 2 and 3 Round-robin Packet Count (RR\_PKTCNT23)**

Address: 0x1840002C

This register contains the round-robin packet

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:25	RES	Reserved. Must be written with zero. Contains zeros when read.
24:16	PKTCNT3	Packet count for channel 3
15:9	RES	Reserved. Must be written with zero. Contains zeros when read.
8:0	PKTCNT2	Packet count for channel 2

**8.17.13Tx Packet Count (TXST\_PKTCNT)**

Address: 0x18400030

This register contains the Tx packet count for channels 3, 2, and 1.

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:24	PKTCNT3	Packet count for channel 3
23:16	PKTCNT2	Packet count for channel 2
15:8	PKTCNT1	Packet count for channel 1
7:0	RES	Reserved. Must be written with zero. Contains zeros when read.

**8.17.14 DMA Rx Transmit Control (DMARX\_CONTROL)**

Address: 0x18400034

Access: Read/Write

Reset: 0x0

This register enables DMA receive packets transfers.

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	RXEN	Setting this bit enables DMA receive packets transfers. When set, the built-in DMA controller will start to receive a new packet whenever the FIFO indicates that a new packet is available (FRSOF asserted). This bit is cleared by the built-in DMA controller whenever it encounters an Rx overflow or bus error.

**8.17.15 DMA Rx Descriptor (DMARX\_DESC)**

Address: 0x18400038

Access: Read/Write

Reset: 0x0

This register contains the first Rx descriptor

Bit	Bit Name	Description
31:0	ADDR	When RXENABLE is set by the host, the built-in DMA controller reads this register to discover the location in the host memory of the first receive packet descriptor

**8.17.16 DMA Rx Descriptor Status (DMARX\_DESC\_STATUS)**

Address: 0x1840003C

Access: Read/Write

Reset: 0x0

This register sets the status for various DMA

Bit	Bit Name	Description
31:24	RES	Reserved. Must be written with zero. Contains zeros when read.
23:16	PKTCNT	An 8-bit transmit packet counter that is incremented whenever the built-in DMA controller successfully transfers a packet, and decremented whenever the host writes a
15:3	RES	Reserved. Must be written with zero. Contains zeros when read.
2	DESC_INTR	When set, indicates that an Rx descriptor interrupt is pending
1	BUSERROR	When set, indicates that a host slave split, retry or error response was received by the DMA controller
0	OVERFLOW	Set whenever the DMA controller reads a set 1 Empty Flag in the descriptor it is processing

**8.17.17Checksum Interrupt (INTR)**

Address: 0x18400040

Access: Read/Write

Reset: 0x0

This register is used to set the interrupts for Checksums.

Bit	Bit Name	Description
31:17	RES	Reserved. Must be written with zero. Contains zeros when read.
16:4	TX_VAL	Status of Tx interrupts
		16:13 Per-chain TxPktIntr[3:0]
		12 TxPktCnt > 0 on chain 3
		11 TxPktCnt > 0 on chain 2
		10 TxPktCnt > 0 on chain 1
		9 TxUnderrun on chain 3
3:0	RX_VAL	Status of Rx interrupts

**8.17.18Checksum IMask (IMASK)**

Address: 0x18400044

Access: Read/Write

Reset: 0x0

This register is used to set the Checksum

Bit	Bit Name	Description
31:17	RES	Reserved. Must be written with zero. Contains zeros when read.
16:4	TX_VAL	Mask for Tx interrupts
		10 TxPktCnt > 0 on chain 1
		9 TxUnderrun on chain 3
		8 TxUnderrun on chain 2
		7 TxUnderrun on chain 1
		6 BusError
		5 TxUnderrun on chain 0
		4 TxPktCnt > 0 on chain 0
3:0	RX_VAL	Mask for Rx interrupts
		3 RxPktIntr
		2 BusError
		1 RxOverflow
		0 RxPktCnt > 0

**8.17.19 Checksum Burst Control (ARB\_BURST)**

Address: 0x18400048

Access: Read/Write

Reset: See field description

This register is used to set the maximum burst size for Rx and Tx.

Bit	Bit Name	Reset	Description
31:26	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
25:16	MAX_RX	0x42	Rx Maximum burst size
15:10	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
9:0	MAX_TX	0x42	Tx Maximum Burst Size

**8.17.20 DMA Reset (RESET\_DMA)**

Address: 0x18400050

Access: Read/Write

Reset: 0x0

This register is used to reset parts of the DMA

Bit	Bit Name	Description
31:2	RES	Reserved. Must be written with zero. Contains zeros when read.
1	RX	Resets the Rx portion of the DMA engine
0	TX	Resets the Tx portion of the DMA engine

**8.17.21 Checksum Configuration (CONFIG)**

Address: 0x18400054

Access: Read/Write

Reset: See field description

This register configures the checksum settings.

Bit	Bit Name	Reset	Description
31:22	SPARE	0x16	Spare registers
21:16	TXFIFO_MIN_TH	0x16	Restarts the Tx DMA when the number of words are less than this value
15:10	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
9:4	TXFIFO_MAX_TH	0x19	Stops the Tx DMA and waits for the FIFO to be flushed when the number
3:1	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	CHKSUM_SWAP	0x0	Swap checksum computation

## 8.18 UART1 (High-Speed) Registers

Table 8-21 summarizes the UART1 registers for the AR9341.

Table 8-21. UART1 (High-Speed) Registers Summary

Address	Name	Description	Page
0x18500000	UART1_DATA	UART1 Transmit and Rx FIFO	<a href="#">page 275</a>
0x18500004	UART1_CS	UART1 Configuration and Status	<a href="#">page 276</a>
0x18500008	UART1_CLOCK	UART1 Clock	<a href="#">page 277</a>
0x1850000C	UART1_INT	UART1 Interrupt	<a href="#">page 277</a>
0x18500010	UART1_INT_EN	UART1 Interrupt Enable	<a href="#">page 278</a>

### 8.18.1 UART1 Transmit and Rx FIFO Interface (UART1\_DATA)

Address: 0x18500000

Access: Read/Write

Reset: 0x0

This register pushes data on the Tx FIFO and pop data off the Rx FIFO. This interface can be used only if all other interfaces are disabled in [“UART1 Configuration and Status](#)

Bit	Bit Name	Description
31:10	RES	Reserved. Must be written with zero. Contains zeros when read.
9	UART1_TX_	Read returns the status of the Tx FIFO. If set, the Tx FIFO can accept more transmit data. Setting this bit will push UART1_TX_RX_DATA on the Tx FIFO. Clearing this
8	UART1_RX_	UART1_TX_RX_DATA is valid. Setting this bit will pop the Rx FIFO if there is valid
7:0	UART1_TX_RX_DATA	Read returns receive data from the Rx FIFO, but leaves the FIFO unchanged. The receive data is valid only if UART1_RX_CSR is also set. Write pushes the transmit

**8.18.2 UART1 Configuration and Status (UART1\_CS)**

Address: 0x18500004

Access: Read/Write

Reset: 0x0

This register configures the UART1 operation and reports the operating status.

Bit	Bit Name	Type	Description	
31:16	RES	RO	Reserved. Must be written with zero. Contains zeros when read.	
15	UART1_RX_BUSY	RO	This bit is set whenever there is receive data or data is being received. It is clear when receive is completely idle.	
14	UART1_TX_BUSY	RO	This bit is set whenever there is data ready to transmit or being transmitted. It is clear when transmit is completely idle.	
13	UART1_HOST_INT_EN	RW	Enables an interrupt on the UART1 host	
12	UART1_HOST_INT	RO	This bit will be set while the host interrupt is being asserted and will clear	
11	UART1_TX_BREAK	RW	This bit blocks the Tx FIFO and causes a break to be continuously transmitted. The Tx FIFO will resume normal operation when this bit is	
10	UART1_RX_BREAK	RO	This bit will be set while a break is being received. It will clear when the	
9	UART1_SERIAL_TX_READY	RO	This bit will be set while Serial Tx Ready is asserted and is cleared when	
8	UART1_TX_READY_ORIDE	RW	This bit overrides the transmit ready flow control. If clear, transmit ready is controlled by UART1_FLOW_CONTROL_MODE. If set, then transmit ready	
7	UART1_RX_READY_ORIDE	RW	This bit overrides the receive ready flow control. If clear, receive ready is controlled by UART1_FLOW_CONTROL_MODE. If set, then receive ready	
6	RES	RO	Reserved	
5:4	UART1_FLOW_CONTROL_MODE		00	No flow control. Disable hardware flow control. Serial Transmit Ready UART1_RX_READY_ORIDE and UART1_TX_READY_ORIDE.
			10	Hardware flow control. Enable standard RTS/CTS flow control to
			11	Inverted Flow Control. Enable inverted RTS/CTS flow control to
3:2	UART1_INTERFACE_MODE		00	No interface. Disable serial port.
			01	DTE interface. Configure serial port for DTE (Data Terminal Equipment) operation. Transmit on TD, receive on RD, flow control out on RTS, flow control in on CTS.
			10	DCE interface. Configure serial port for DCE (Data Communication Equipment) operation. Transmit on RD, receive on TD, flow control out on CTS, flow control in on RTS.
1:0	UART1_PARITY_MODE	RW	Select the parity mode for transmit and receive data	
			00	No parity. Parity is not transmitted or received
			10	Odd parity. Odd parity is transmitted and checked on receive
			11	Even parity. Even parity is transmitted and checked on receive

### 8.18.3 UART1 Clock (UART1\_CLOCK)

Address: 0x18500008

Access: Read/Write

Reset: 0x0

This register sets the scaling factors use by the serial clock interpolator to create the transmit bit clock and receive sample clock.

Bit	Bit Name	Description
31:24	RES	Reserved. Must be written with zero. Contains zeros when read.
23:16	UART1_CLOCK_SCALE	The serial clock divisor used to create a scaled Serial Clock. This is used to bring the serial clock into a range that can be interpolated by UART1_CLOCK_STEP. The actual divisor is $(1 + \text{UART1\_CLOCK\_SCALE})$ . Use the formula: $\text{UART1\_CLOCK\_SCALE} = \text{truncate}(\frac{((1310 * \text{serialClockFreq}) / (131072 * \text{baudClockFreq}))}{1})$
15:0	UART1_CLOCK_STEP	The ratio of the scaled serial clock to the baud clock, as expressed by a 17-bit fraction. This value should range between 1310–13107 to maintain a better than $\pm 5\%$ accuracy. Smaller is generally better, because interpolation errors caused by a small value are far less than quantization errors caused by a large value. Use the formula: $\text{UART1\_CLOCK\_STEP} = \text{round}(\frac{(131072 * \text{baudClockFreq})}{(\text{serialClockFreq})})$

### 8.18.4 UART1 Interrupt/Control Status (UART1\_INT)

Address: 0x1850000C

Access: Read/Write

Reset: 0x0

This register when read, returns the current interrupt status. Setting a bit will clear the individual attempt. Clearing a bit has no effect.

Bit	Bit Name	Description
31:10	RES	Reserved. Must be written with zero. Contains zeros when read.
9	UART1_TX_EMPTY_INT	This bit will be high while the Tx FIFO is almost empty. Setting this bit will clear
8	UART1_RX_FULL	This bit will be high while the Rx FIFO is almost full, triggering hardware flow control, if enabled. Setting this bit will clear this interrupt. Clearing this bit has no
7	UART1_RX_BREAK_OFF_INT	This bit will be high while a break is not received. Setting this bit will clear this
6	UART1_RX_BREAK_ON_INT	This bit will be high while a break is received. Setting this bit will clear this
5	UART1_RX_PARITY_ERR_INT	This bit will be high if receive parity checking is enabled and the receive parity does not match the value configured by UART1_PARITY_EVEN. Setting this bit will clear this interrupt. Clearing this bit has no effect.
4	UART1_TX_OFLOW_ERR_INT	This bit will be high if the Tx FIFO overflowed. Setting this bit will clear this interrupt. Clearing this bit has no effect.
3	UART1_RX_OFLOW_ERR_INT	This bit will be high if the Rx FIFO overflowed. Setting this bit will clear this interrupt. Clearing this bit has no effect.
2	UART1_RX_FRAMING_ERR_INT	This bit will be high if a receive framing error was detected. Setting this bit will clear this interrupt. Clearing this bit has no effect
1	UART1_TX_READY_INT	This bit will be high while there is room for more data in the Tx FIFO. Setting this bit will clear this interrupt if there is room for more data in the Tx FIFO. Clearing this bit has no effect.
0	UART1_RX_VALID_INT	This bit will be high while there is data in the Rx FIFO. Setting this bit will clear this interrupt if there is no more data in the Rx FIFO. Clearing this bit has no effect.

**8.18.5 UART1 Interrupt Enable (UART1\_INT\_EN)**

Address: 0x18500010

Access: Read/Write

Reset: 0x0

This register enables interrupts in the UART1 Interrupt register.

Bit	Bit Name	Description
31:10	RES	Reserved. Must be written with zero. Contains zeros when read.
9	UART1_TX_EMPTY_INT_EN	Enables UART1_TX_EMPTY_INT in “UART1 Interrupt/Control Status (UART1_INT)” on page 277.
8	UART1_RX_FULL_INT_EN	Enables UART1_RX_FULL_INT in “UART1 Interrupt/Control Status (UART1_INT)” on page 277.
7	UART1_RX_BREAK_OFF_INT_EN	Enables UART1_RX_BREAK_OFF_INT in “UART1 Interrupt/Control Status (UART1_INT)”
6	UART1_RX_BREAK_ON_INT	“UART1 Interrupt/
5	UART1_RX_PARITY_ERR_INT_EN	“UART1 Interrupt/Control
4	UART1TX_OFLOW_ERR_INT	“UART1 Interrupt/
3	UART1_RX_OFLOW_ERR_IN	“UART1 Interrupt/
2	UART1_RX_FRAMING_ERR_INT_EN	“UART1 Interrupt/
1	UART1_TX_READY_INT_EN	“UART1 Interrupt/Control
0	UART1_RX_VALID_INT_EN	“UART1 Interrupt/Control



### 8.19 GMAC0/GMAC1 Registers

Table 8-22 summarizes the GMAC0/GMAC1 registers for the AR9341.

**Table 8-22. Ethernet Registers Summary**

GMAC0 Address	GMAC1 Address	Description		Page
0x19000000	0x1A000000	MAC Configuration 1		<a href="#">page 284</a>
0x19000004	0x1A000004	MAC Configuration 2		<a href="#">page 285</a>
0x19000008	0x1A000008	IPG/IFG		<a href="#">page 285</a>
0x1900000C	0x1A00000C	Half-Duplex		<a href="#">page 286</a>
0x19000010	0x1A000010	Maximum Frame Length		<a href="#">page 286</a>
0x19000020	0x1A100020			<a href="#">page 287</a>
0x19000024	0x1A000024			<a href="#">page 287</a>
0x19000028	0x1A000028			<a href="#">page 288</a>
0x1900002C	0x1A00002C			<a href="#">page 288</a>
0x19000030	0x1A000030			<a href="#">page 288</a>
0x19000034	0x1A000034			<a href="#">page 288</a>
0x19000038	0x1A000038			<a href="#">page 289</a>
0x1900003C	0x1A00003C			<a href="#">page 290</a>
0x19000040	0x1A000040			<a href="#">page 291</a>
0x19000044	0x1A000044			<a href="#">page 291</a>
0x19000048	0x1A000048			<a href="#">page 292</a>
0x1900004C	0x1A00004C			<a href="#">page 293</a>
0x19000050	0x1A000050			<a href="#">page 293</a>
0x19000054	0x1A000054			<a href="#">page 293</a>
0x19000058	0x1A000058			<a href="#">page 294</a>
0x1900005C	0x1A00005C			<a href="#">page 294</a>
0x19000080	0x1A000080		Tx/Rx 64 Byte Frame Counter	<a href="#">page 295</a>
0x19000084	0x1A000084		Tx/Rx 65-127 Byte Frame Counter	<a href="#">page 295</a>
0x19000088	0x1A000088	TR255	Tx/Rx 128-255 Byte Frame Counter	<a href="#">page 295</a>
0x1900008C	0x1A00008C	TR511	Tx/Rx 256-511 Byte Frame Counter	<a href="#">page 295</a>
0x19000090	0x1A000090	TR1K	Tx/Rx 512-1023 Byte Frame Counter	<a href="#">page 296</a>
0x19000094	0x1A000094	TRMAX	Tx/Rx 1024-1518 Byte Frame Counter	<a href="#">page 296</a>
0x19000098	0x1A000098	TRMGV	Tx/Rx 1519-1522 Byte VLAN Frame Counter	<a href="#">page 296</a>
0x1900009C	0x1A00009C	RBYT	Receive Byte Counter	<a href="#">page 296</a>
0x190000A0	0x1A0000A0	RPKT	Receive Packet Counter	<a href="#">page 297</a>
0x190000A4	0x1A0000A4	RFCS	Receive FCS Error Counter	<a href="#">page 297</a>
0x190000A8	0x1A0000A8	RMCA	Receive Multicast Packet Counter	<a href="#">page 297</a>
0x190000AC	0x1A0000AC	RBCA	Receive Broadcast Packet Counter	<a href="#">page 297</a>

Table 8-22. Ethernet Registers Summary (continued)

GMAC0 Address	GMAC1 Address	Description		Page
0x190000B0	0x1A0000B0	RXCF	Receive Control Frame Packet Counter	<a href="#">page 298</a>
0x190000B4	0x1A0000B4	RXPF	Receive Pause Frame Packet Counter	<a href="#">page 298</a>
0x190000B8	0x1A0000B8	RXUO	Receive Unknown OPCode Packet Counter	<a href="#">page 298</a>
0x190000BC	0x1A0000BC	RALN	Receive Alignment Error Counter	<a href="#">page 298</a>
0x190000C0	0x1A0000C0	RFLR	Receive Frame Length Error Counter	<a href="#">page 299</a>
0x190000C4	0x1A0000C4	RCDE	Receive Code Error Counter	<a href="#">page 299</a>
0x190000C8	0x1A0000C8	RCSE	Receive Carrier Sense Error Counter	<a href="#">page 299</a>
0x190000CC	0x1A0000CC	RUND	Receive Undersize Packet Counter	<a href="#">page 299</a>
0x190000D0	0x1A0000D0		Receive Oversize Packet Counter	<a href="#">page 300</a>
0x190000D4	0x1A0000D4			<a href="#">page 300</a>
0x190000D8	0x1A0000D8			<a href="#">page 300</a>
0x190000DC	0x1A0000DC		Receive Dropped Packet Counter	<a href="#">page 300</a>
0x190000E0	0x1A0000E0			<a href="#">page 301</a>
0x190000E4	0x1A0000E4			<a href="#">page 301</a>
0x190000E8	0x1A0000E8	TMCA	Transmit Multicast Packet Counter	<a href="#">page 301</a>
0x190000EC	0x1A0000EC	TBCA	Transmit Broadcast Packet Counter	<a href="#">page 301</a>
0x190000F0	0x1A0000F0		Transmit Pause Control Frame	<a href="#">page 302</a>
0x190000F4	0x1A0000F4		Transmit Deferral Packet Counter	<a href="#">page 302</a>
0x190000F8	0x1A0000F8		Transmit Excessive Deferral Packet	<a href="#">page 302</a>
0x190000FC	0x1A0000FC		Transmit Single Collision Packet	<a href="#">page 302</a>
0x19000100	0x1A000100	TMCL	Transmit Multiple Collision Packet	<a href="#">page 303</a>
0x19000104	0x1A000104		Transmit Late Collision Packet	<a href="#">page 303</a>
0x19000108	0x1A000108	TXCL	Transmit Excessive Collision Packet Counter	<a href="#">page 303</a>
0x1900010C	0x1A00010C	TNCL	Transmit Total Collision Counter	<a href="#">page 303</a>
0x19000110	0x1A000110	TPFH	Transmit Pause Frames Honored Counter	<a href="#">page 304</a>
0x19000114	0x1A000114	TDRP	Transmit Drop Frame Counter	<a href="#">page 304</a>
0x19000118	0x1A000118	TJBR	Transmit Jabber Frame Counter	<a href="#">page 304</a>
0x1900011C	0x1A00011C	TFCS	Transmit FCS Error Counter	<a href="#">page 304</a>
0x19000120	0x1A000120	TXCF	Transmit Control Frame Counter	<a href="#">page 305</a>
0x19000124	0x1A000124	TOVR	Transmit Oversize Frame Counter	<a href="#">page 305</a>
0x19000128	0x1A000128	TUND	Transmit Undersize Frame Counter	<a href="#">page 305</a>
0x1900012C	0x1A00012C	TFRG	Transmit Fragment Counter	<a href="#">page 305</a>

Table 8-22. Ethernet Registers Summary (continued)

GMAC0 Address	GMAC1 Address	Description		Page
0x19000130	0x1A000130	CAR1	Carry Register 1	<a href="#">page 306</a>
0x19000134	0x1A000134	CAR2	Carry Register 2	<a href="#">page 307</a>
0x19000138	0x1A000138	CAM1	Carry Mask Register 1	<a href="#">page 308</a>
0x1900013C	0x1A00013C	CAM2	Carry Mask Register 2	<a href="#">page 309</a>
0x19000180	0x1A000180	DMATXCNTRL_Q0	DMA Transfer Control for Queue 0	<a href="#">page 309</a>
0x19000184	0x1A000184	DMATXDESCR_Q0	Descriptor Address for Queue 0 Tx	<a href="#">page 310</a>
0x19000188	0x1A000188	DMA Tx Status		<a href="#">page 310</a>
0x1900018C	0x1A00018C	DMARXCTRL	Rx Control	<a href="#">page 310</a>
0x19000190	0x1A000190	DMARXDESCR	Pointer to Rx Descriptor	<a href="#">page 311</a>
0x19000194	0x1A000194	DMARXSTATUS		<a href="#">page 311</a>
0x19000198	0x1A000198	DMAINTRMASK		<a href="#">page 312</a>
0x1900019C	0x1A00019C			<a href="#">page 313</a>
0x190001A0	0x1A0001A0	ETH_TX_BURST		<a href="#">page 314</a>
0x190001A4	0x1A0001A4	ETH_TXFIFO_TH	Ethernet Tx FIFO Max and Min	<a href="#">page 314</a>
0x190001A8	0x1A0001A8	ETH_XFIFO_DEPTH	Current Tx and Rx FIFO Depth	<a href="#">page 314</a>
0x190001AC	0x1A0001AC	ETH_RXFIFO_TH		<a href="#">page 314</a>
0x190001B8	0x1A0001B8	ETH_FREE_TIMER		<a href="#">page 315</a>
0x190001C0	0x1A0001C0	DMATXCNTRL_Q1	DMA Transfer Control for Queue 1	<a href="#">page 315</a>
0x190001C4	0x1A0001C4	DMATXDESCR_Q1	Descriptor Address for Queue 1 Tx	<a href="#">page 315</a>
0x190001C8	0x1A0001C8	DMATXCNTRL_Q2	DMA Transfer Control for Queue 2	<a href="#">page 316</a>
0x190001CC	0x1A0001CC	DMATXDESCR_Q2	Descriptor Address for Queue 2 Tx	<a href="#">page 316</a>
0x190001D0	0x1A0001D0	DMATXCNTRL_Q3	DMA Transfer Control for Queue 3	<a href="#">page 316</a>
0x190001D4	0x1A0001D4	DMATXDESCR_Q3	Descriptor Address for Queue 3 Tx	<a href="#">page 316</a>
0x190001D8	0x1A0001D8	DMATXARBCFG	DMA Tx Arbitration Configuration	<a href="#">page 316</a>
0x190001E4	0x1A0001E4	DMATXSTATUS_123	Tx Status and Packet Count for	<a href="#">page 317</a>
0x19000200	—	LCL_MAC_ADDR_DW0	Local MAC Address Dword0	<a href="#">page 317</a>
0x19000204	—	LCL_MAC_ADDR_DW1	Local MAC Address Dword1	<a href="#">page 317</a>
0x19000208	—	NXT_HOP_DST_ADDR_DW0	Next Hop Router MAC Address Dword0	<a href="#">page 317</a>
0x1900020C	—	NXT_HOP_DST_ADDR_DW1	Next Hop Router MAC Destination Address Dword1	<a href="#">page 318</a>
0x19000210	—	GLOBAL_IP_ADDR0	Local Global IP Address 0	<a href="#">page 318</a>
0x19000214	—	GLOBAL_IP_ADDR1	Local Global IP Address 1	<a href="#">page 318</a>
0x19000218	—	GLOBAL_IP_ADDR2	Local Global IP Address 2	<a href="#">page 318</a>
0x1900021C	—	GLOBAL_IP_ADDR3	Local Global IP Address 3	<a href="#">page 318</a>
0x19000228	—	EG_NAT_CSR	Egress NAT Control and Status	<a href="#">page 319</a>
0x1900022C	—	EG_NAT_CNTR	Egress NAT Counter	<a href="#">page 319</a>

Table 8-22. Ethernet Registers Summary (continued)

GMAC0 Address	GMAC1 Address	Description		Page
0x19000230	—	IG_NAT_CSR	Ingress NAT Control and Status	<a href="#">page 320</a>
0x19000234	—	IG_NAT_CNTR	Ingress NAT Counter	<a href="#">page 320</a>
0x19000238	—	EG_ACL_CSR	Egress ACL Control and Status	<a href="#">page 321</a>
0x1900023C	—	IG_ACL_CSR	Ingress ACL Control and Status	<a href="#">page 321</a>
0x19000240	—	EG_ACL_CMD0_AND_ACTION	Egress ACL CMD0 and Action	<a href="#">page 321</a>
0x19000244	—	EG_ACL_CMD1234	Egress ACL CMD1, CMD2, CMD3 and CMD4	<a href="#">page 322</a>
0x19000248	—	EG_ACL_OPERAND0	Egress ACL OPERAND 0	<a href="#">page 322</a>
0x1900024C				<a href="#">page 322</a>
0x19000250				<a href="#">page 323</a>
0x19000254			Ingress ACL CMD0 and Action	<a href="#">page 324</a>
0x19000258		IG_ACL_CMD1234	Ingress ACL CMD1, CMD2, CMD3	<a href="#">page 324</a>
0x1900025C				<a href="#">page 324</a>
0x19000260				<a href="#">page 325</a>
0x19000264				<a href="#">page 325</a>
0x19000268				<a href="#">page 326</a>
0x1900026C				<a href="#">page 326</a>
0x19000270				<a href="#">page 326</a>
0x19000274				<a href="#">page 326</a>
0x19000278				<a href="#">page 327</a>
0x1900027C				<a href="#">page 327</a>
0x19000280	—	IG_ACL_COUNTER_GRP6	Ingress ACL Counter Group 6	<a href="#">page 327</a>
0x19000284	—	IG_ACL_COUNTER_GRP7	Ingress ACL Counter Group 7	<a href="#">page 327</a>
0x19000288	—	IG_ACL_COUNTER_GRP8	Ingress ACL Counter Group 8	<a href="#">page 328</a>
0x1900028C	—	IG_ACL_COUNTER_GRP9	Ingress ACL Counter Group 9	<a href="#">page 328</a>
0x19000290	—	IG_ACL_COUNTER_GRP10	Ingress ACL Counter Group 10	<a href="#">page 328</a>
0x19000294	—	IG_ACL_COUNTER_GRP11	Ingress ACL Counter Group 11	<a href="#">page 328</a>
0x19000298	—	IG_ACL_COUNTER_GRP12	Ingress ACL Counter Group 12	<a href="#">page 329</a>

Table 8-22. Ethernet Registers Summary (continued)

GMAC0 Address	GMAC1 Address	Description		Page
0x1900029C	—	IG_ACL_COUNTER_GRP13	Ingress ACL Counter Group 13	<a href="#">page 329</a>
0x190002A0	—	IG_ACL_COUNTER_GRP14	Ingress ACL Counter Group 14	<a href="#">page 329</a>
0x190002A4	—	IG_ACL_COUNTER_GRP15	Ingress ACL Counter Group 15	<a href="#">page 329</a>
0x190002A8	—	EG_ACL_COUNTER_GRP0	Egress ACL Counter Group 0	<a href="#">page 330</a>
0x190002AC	—	EG_ACL_COUNTER_GRP1	Egress ACL Counter Group 1	<a href="#">page 330</a>
0x190002B0			Egress ACL Counter Group 2	<a href="#">page 330</a>
0x190002B4			Egress ACL Counter Group 3	<a href="#">page 330</a>
0x190002B8			Egress ACL Counter Group 4	<a href="#">page 331</a>
0x190002BC			Egress ACL Counter Group 5	<a href="#">page 331</a>
0x190002C0			Egress ACL Counter Group 6	<a href="#">page 331</a>
0x190002C4			Egress ACL Counter Group 7	<a href="#">page 331</a>
0x190002C8			Egress ACL Counter Group 8	<a href="#">page 332</a>
0x190002CC	—	EG_ACL_COUNTER	Egress ACL Counter Group 9	<a href="#">page 332</a>
0x190002D0			Egress ACL Counter Group 10	<a href="#">page 332</a>
0x190002D4			Egress ACL Counter Group 11	<a href="#">page 332</a>
0x190002D8			Egress ACL Counter Group 12	<a href="#">page 333</a>
0x190002DC	—	EG_ACL_COUNTER	Egress ACL Counter Group 13	<a href="#">page 333</a>
0x190002E0	—	EG_ACL_COUNTER_GRP14	Egress ACL Counter Group 14	<a href="#">page 333</a>
0x190002E4	—	EG_ACL_COUNTER_GRP15	Egress ACL Counter Group 15	<a href="#">page 333</a>
0x190002E8	—	CLEAR_ACL_COUNTERS	Clear ACL Counters	<a href="#">page 334</a>

**8.19.1 MAC Configuration 1**

GMAC0 Address: 0x19000000

GMAC1 Address: 0x1A000000

Access: See field description

Reset: See field description

This register is used to set the actions for transmitting and receiving frames.

Bit	Bit Name	Type	Reset	Description
31	SOFT_RESET	RW	0x1	Setting this bit resets all modules except the host interface. The host interface is reset via HRST.
30	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
29:20	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
19	RESET_RX_MAC_CONTROL			
18	RESET_TX_MAC_CONTROL			
17	RESET_RX_FUNCTION			
16	RESET_TX_FUNCTION			
15:9	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when
8	LOOP_BACK	RW	0x0	Setting this bit causes MAC Rx outputs to loop back to the MAC Rx inputs. Clearing this bit results in normal operation.
7:6	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when
5	RX_FLOW_CONTROL	RW	0x0	Setting this bit causes the Rx MAC control to detect and act on
4	TX_FLOW_CONTROL	RW	0x0	Setting this bit causes the Tx MAC control to send requested flow control frames. Clearing this bit prevents the MAC from
3	SYNCHRONIZED_RX	RO	0x0	Rx enable synchronized to the receive stream
2	RX_ENABLE	RW	0x0	Setting this bit will allow the MAC to receive frames from the PHY. Clearing this bit will prevent the reception of frames.
1	SYNCHRONIZED_TX	RO	0x0	Tx enable synchronized to the Tx stream
0	TX_ENABLE	RW	0x0	Allows the MAC to transmit frames from the system. Clearing this bit will prevent the transmission of frames.

### 8.19.2 MAC Configuration 2

GMAC0 Address: 0x19000004

GMAC1 Address: 0x1A000004

Access: Read/Write

Reset: See field description

This register is used to set the parameters relating to the MAC, including duplex, CRC, and oversized frames.

Bit	Bit Name	Reset	Description															
31:16	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.															
15:12	PREAMBLE_LENGTH	0x7	Determines the length of the preamble field of the packet, in bytes.															
11:10	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.															
9:8	INTERFACE_MODE	0x0	Determines the type of interface to which the MAC is connected. <table><tr><th>Interface Mode</th><th>Bit [9]</th><th>Bit [8]</th></tr><tr><td>RESERVED</td><td>0</td><td>0</td></tr><tr><td>Nibble Mode (10/100 Mbps MII/RMII/SMII...)</td><td>0</td><td>1</td></tr><tr><td></td><td>1</td><td>0</td></tr><tr><td></td><td>1</td><td>1</td></tr></table>	Interface Mode	Bit [9]	Bit [8]	RESERVED	0	0	Nibble Mode (10/100 Mbps MII/RMII/SMII...)	0	1		1	0		1	1
Interface Mode	Bit [9]	Bit [8]																
RESERVED	0	0																
Nibble Mode (10/100 Mbps MII/RMII/SMII...)	0	1																
	1	0																
	1	1																
7:6	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.															
5	HUGE_FRAME	0x0	Set this bit to allow frames longer than the MAXIMUM FRAME LENGTH to be transmitted and received. Clear this bit to have the MAC limit the length of frames at the MAXIMUM FRAME LENGTH value, which is register.															
4	LENGTH_FIELD	0x0	Set this bit to cause the MAC to check the frame's length field to ensure it matches the data field length. Clear this bit for no length field checking.															
3	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.															
2	PAD/CRC_ENABLE	0x0	Set this bit to have the MAC pad all short frames and append a CRC to every frame whether or not padding was required. Clear this bit if frames presented to the MAC have a valid length and contain a CRC.															
1	CRC_ENABLE	0x0	Set this bit to have the MAC append a CRC to all frames. Clear this bit if frames presented to the MAC have a valid length and contain a valid CRC.															
0	FULL_DUPLEX	0x0	Setting this bit configures the MAC to operate in full-duplex mode. Clearing this bit configures the MAC to operate in half-duplex mode only.															

### 8.19.3 IPG/IFG

GMAC0 Address: 0x19000008

GMAC1 Address: 0x1A000008

Access: Read/Write

Reset: See field description

This register is used to configure settings for the inter-packet gap and the inter-frame gap.

Bit	Bit Name	Reset	Description
31	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
30:24	NON_BACK_TO_BACK_INTER_PACKET_GAP1	0x40	Represents the carrier sense window. If a carrier is detected, MAC defers to the carrier. If the carrier becomes active, MAC continues timing and Tx, knowingly causing a collision to ensure fair access to the medium.
23	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
22:16	NON_BACK_TO_BACK_INTER_PACKET_GAP2	0x60	This programmable field represents the non-back-to-back inter-packet gap in bit times
15:8	MINIMUM_IFG_ENFORCEMENT	0x50	Represents the minimum IFG size to enforce between frames (expressed in bit times). Frames with a IFG of less than programmed are dropped.
7	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
6:0	BACK_TO_BACK_INTER_PACKET_GAP	0x60	Represents the IPG between back-to-back packets (expressed in bit times). This IPG parameter is used in full-duplex mode when two Tx packets are sent back-to-back. Set this field to the desired number of bits.

#### 8.19.4 Half-Duplex

GMAC0 Address: 0x1900000C

GMAC1 Address: 0x1A00000C

Access: Read/Write

Reset: See field description

This register is used to configure the settings for half-duplex, including back pressure, excessive defer and collisions.

Bit	Bit Name	Reset	Description
31:24	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
23:20	ALTERNATE BINARY EXPONENTIAL BACKOFF TRUNCATION	0xA	Used when bit [19] is set. The value programmed is substituted for the Ethernet standard value of ten.
19	ALTERNATE BINARY EXPONENTIAL BACKOFF ENABLE	0x0	Setting this bit will configure the Tx MAC to use the setting of bits [23:20] instead of the tenth collision. Clearing this bit will cause the TX MAC to follow the standard binary exponential backoff rule, which specifies that any collision after the tenth uses 210-1 as the maximum
18	BACKPRESSURE_N O_BACKOFF	0x0	Setting this bit will configure the Tx MAC to immediately retransmit following a collision during backpressure operation. Clearing this bit will cause the Tx MAC to follow the binary exponential backoff rule.
17	NO_BACKOFF	0x0	Setting this bit will configure the Tx MAC to immediately retransmit following a collision. Clearing this bit will cause the Tx MAC to follow
16	EXCESSIVE_ DEFER	0x1	Setting this bit will configure the Tx MAC to allow the transmission of a packet that has been excessively deferred. Clearing this bit will cause the Tx MAC to abort the transmission of a packet that has been excessively
15:12	RETRANSMISSION _MAXIMUM	0xF	This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The maximum number of attempts is defined by
11:10	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
9:0	COLLISION_ WINDOW	0x37	This programmable field represents the slot time or collision window during which collisions might occur in a properly configured network. Since the collision window starts at the beginning of a transmission, the preamble and SFD are included. The reset value (0x37) corresponds to the count of frame bytes at the end of the window. If the value is larger

#### 8.19.5 Maximum Frame Length

GMAC0 Address: 0x19000010

GMAC1 Address: 0x1A000010

Access: Read/Write

Reset: 0x600

This register is used to set the maximum allowable frame length.

Bit	Bit Name	Description
31:16	RES	Reserved. Must be written with zero. Contains zeros when read.
15:0	MAX_FRAME _LENGTH	This programmable field sets the maximum frame size in both the Tx and Rx directions



### 8.19.6 MII Configuration

GMAC0 Address: 0x19000020

GMAC1 Address: 0x1A000020

Access: Read/Write

Reset: 0x0

This register is used to set the MII management parameters.

Bit	Bit Name	Description																																																																																										
31	RESET_MII_MGMT	Setting this bit resets the MII Management. Clearing this bit allows MII Management to perform management read/write cycles as requested by the Host interface.																																																																																										
30:6	RES	Reserved. Must be written with zero. Contains zeros when read.																																																																																										
5	SCAN_AUTO_INCREMENT	Setting this bit causes MII Management to continually read from a set of contiguous PHYs. The starting address of the PHY is specified by the PHY address field recorded in the MII Address register. The next PHY to be read will be PHY address + 1. The last PHY to be queried in this read sequence will be the one residing at address 0x31, after which the read sequence will return to the PHY																																																																																										
4	PREAMBLE_SUPPRESSION	Setting this bit causes MII Management to suppress preamble generation and reduce the management cycle from 64 clocks to 32 clocks. Clearing this bit causes MII Management to perform Management read/write cycles with the 64 clocks of																																																																																										
3:0	MGMT_CLOCK_	<table><tr><td colspan="5">This field determines the clock frequency of the management clock (MDC).</td></tr><tr><th>Management Clock Select</th><th>3</th><th>2</th><th>1</th><th>0</th></tr><tr><td>Source clock divided by 4</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Source clock divided by 4</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Source clock divided by 6</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Source clock divided by 8</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Source clock divided by 10</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Source clock divided by 14</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Source clock divided by 20</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Source clock divided by 28</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Source clock divided by 34</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Source clock divided by 42</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Source clock divided by 50</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Source clock divided by 58</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Source clock divided by 66</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Source clock divided by 74</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Source clock divided by 82</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Source clock divided by 98</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	This field determines the clock frequency of the management clock (MDC).					Management Clock Select	3	2	1	0	Source clock divided by 4	0	0	0	0	Source clock divided by 4	0	0	0	1	Source clock divided by 6	0	0	1	0	Source clock divided by 8	0	0	1	1	Source clock divided by 10	0	1	0	0	Source clock divided by 14	0	1	0	1	Source clock divided by 20	0	1	1	0	Source clock divided by 28	0	1	1	1	Source clock divided by 34	1	0	0	0	Source clock divided by 42	1	0	0	1	Source clock divided by 50	1	0	1	0	Source clock divided by 58	1	0	1	1	Source clock divided by 66	1	1	0	0	Source clock divided by 74	1	1	0	1	Source clock divided by 82	1	1	1	0	Source clock divided by 98	1	1	1	1
This field determines the clock frequency of the management clock (MDC).																																																																																												
Management Clock Select	3	2	1	0																																																																																								
Source clock divided by 4	0	0	0	0																																																																																								
Source clock divided by 4	0	0	0	1																																																																																								
Source clock divided by 6	0	0	1	0																																																																																								
Source clock divided by 8	0	0	1	1																																																																																								
Source clock divided by 10	0	1	0	0																																																																																								
Source clock divided by 14	0	1	0	1																																																																																								
Source clock divided by 20	0	1	1	0																																																																																								
Source clock divided by 28	0	1	1	1																																																																																								
Source clock divided by 34	1	0	0	0																																																																																								
Source clock divided by 42	1	0	0	1																																																																																								
Source clock divided by 50	1	0	1	0																																																																																								
Source clock divided by 58	1	0	1	1																																																																																								
Source clock divided by 66	1	1	0	0																																																																																								
Source clock divided by 74	1	1	0	1																																																																																								
Source clock divided by 82	1	1	1	0																																																																																								
Source clock divided by 98	1	1	1	1																																																																																								

### 8.19.7 MII Command

GMAC0 Address: 0x19000024

GMAC1 Address: 0x1A000024

Access: Read/Write

Reset: 0x0

This register is used to cause MII management to perform read cycles.

Bit	Bit Name	Description
31:2	RES	Reserved. Must be written with zero. Contains zeros when read.
1	SCAN_CYCLE	Causes MII management to perform read cycles continuously (e.g. to monitor link fail).
0	READ_CYCLE	Causes MII management to perform a single read cycle.

### 8.19.8 MII Address

GMAC0 Address: 0x19000028  
 GMAC1 Address: 0x1A000028  
 Access: Read/Write  
 Reset: 0x0

All MAC/PHY registers are accessed via the MII address and MII control registers of GMAC0 only. GMAC1 MII address and control registers are not used. The details of the Ethernet MAC/PHY that are accessible through the MAC 0 MII address.

Bit	Bit Name	Description
31:13	RES	Reserved. Must be written with zero. Contains zeros when read.
12:8	PHY_ADDRESS	Represents the five-bit PHY address field used in management cycles. Up to 31 PHYs can be addressed (0 is reserved).
7:5	RES	Reserved. Must be written with zero. Contains zeros when read.
4:0	REGISTER ADDRESS	Represents the five-bit register address field used in management cycles. Up to 32 registers can be accessed.

### 8.19.9 MII Control

GMAC0 Address: 0x1900002C  
 GMAC1 Address: 0x1A00002C  
 Access: Write-Only  
 Reset: 0x0

All MAC/PHY registers are accessed via the MII Address and MII Control registers.

This register is used to perform write cycles using the information in the MII Address

Bit	Bit Name	Description
31:16	RES	Reserved. Must be written with zero. Contains zeros when read.
15:0	MII_MGMT_CONTROL	When written, an MII management write cycle is performed using the 16-bit data "MII Address" (0x0A).

### 8.19.10 MII Status

GMAC0 Address: 0x19000030  
 GMAC1 Address: 0x1A000030  
 Access: Read-Only  
 Reset: 0x0

This register is used to read information following an MII management read cycle.

Bit	Bit Name	Description
31:16	RES	Reserved. Must be written with zero. Contains zeros when read.
15:0	MII_MGMT_STATUS	After an MII management read cycle, 16-bit data can be read from this register.

### 8.19.11 MII Indicators

GMAC0 Address: 0x19000034  
 GMAC1 Address: 0x1A000034  
 Access: Read-Only  
 Reset: 0x0

This register is used indicate various functions of the MII management are currently being performed.

Bit	Bit Name	Description
31:3	RES	Reserved. Must be written with zero. Contains zeros when read.
2	NOT_VALID	When a 1 is returned, this bit indicates that the MII management read cycle has not yet completed and that the read data is not yet valid
1	SCANNING	When a 1 is returned, this bit indicates that a scan operation (continuous MII management read cycles) is in progress
0	BUSY	When a 1 is returned, this bit indicates that the MII management block is currently performing an MII management read or write cycle

**8.19.12 Interface Control**

MAC 0 Address: 0x19000038

MAC 1 Address: 0x1A000038

Access: Read/Write

Reset: 0x0

This register is used to configure and set the interface modules.

Bit	Bit Name	Description
31	RESET_INTERFACE_MODULE	Setting this bit resets the interface module. Clearing this bit allows for normal operation. This bit can be used in place of bits [23], [15] and [7] when any interface module is connected.
30:25	RES	Reserved. Must be written with zero. Contains zeros when read.
24	PHY_MODE	Setting this bit configures the serial MII module to be in PHY Mode. Link characteristics are taken directly from the RX segments supplied by the PHY.
23	RESET_PERMII	Setting this bit resets the PERMII module. Clearing this bit allows for normal
22:17	RES	Reserved. Must be written with zero. Contains zeros when read.
16	SPEED	This bit configures the reduced MII module with the current operating speed.
15	RESET_PE100X	This bit resets the PE100X module, which contains the 4B/5B symbol encipher/
14:11	RES	Reserved. Must be written with zero. Contains zeros when read.
10	FORCE_QUIET	Affects PE100X module only.
		1 Tx data is quiet, allowing the contents of the cipher to be output
9	NO_CIPHER	Affects PE100X module only.
		1 The raw transmit 5B symbols are transmitting without ciphering
8	DISABLE_LINK_	
		1 Disables the 330-ms link fail timer, allowing shorter simulations. Removes the 330-ms link-up time before stream reception is allowed.
7	RESET GPSI	This bit resets the PE10T module which converts MII nibble streams to the serial bit stream of ENDEC PHYs. Affects PE10T module only.
6:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	ENABLE_JABBER_PROTECTION	This bit enables the Jabber Protection logic within the PE10T in ENDEC mode. Jabber is the condition where a transmitter is on for longer than 50 ms preventing other stations from transmitting. Affects PE10T module only.

**8.19.13 Interface Status**

GMAC0 Address: 0x1900003C

GMAC1 Address: 0x1A00003C

Access: Read-Only

Reset: 0x0

Identifies the interface statuses. The range of bits that are active are dependant upon the optional interfaces connected at the time.

Bit	Bit Name	Description
31:10	RES	Reserved. Must be written with zero. Contains zeros when read.
9	EXCESS_DEFER	This bit sets when the MAC excessively defers a transmission. It clears when read. This bit latches high.
8	CLASH	Used to identify the serial MII module mode
		0 In PHY mode or in a properly configured MAC to MAC mode
		1 MAC to MAC mode with the partner in 10 Mbps and/or half-duplex
7	JABBER	Used to identify a jabber condition as detected by the serial MII PHY
6	LINK_OK	Used to identify the validity of a serial MII PHY link
5	FULL_DUPLEX	Used to identify the current duplex of the serial MII PHY
4	SPEED	Used to identify the current running speed of the serial MII PHY
3	LINK_FAIL	Used to read the PHY link fail register. For asynchronous host accesses, this bit
		0 The MII management module has read the PHY link fail register to be 0
		1 The MII management module has read the PHY link fail register to be 1
2	CARRIER_LOSS	Carrier status. This bit latches high.
		1 Loss of carrier detection
1	SQE_ERROR	0 Has not detected an SQE error. Latches high.
		1 Has detected an SQE error.
0	JABBER	0 Has not detected a Jabber condition. Latches high.
		1 Has detected a Jabber condition

**8.19.14 STA Address 1**

GMAC0 Address: 0x19000040

GMAC1 Address: 0x1A000040

Access: Read/Write

Reset: 0x0

This register holds the first four octets of the station address.

Bit	Bit Name	Description
31:24	STATION_ ADDRESS_1	This field holds the first octet of the station address
23:16	STATION_ ADDRESS_2	This field holds the second octet of the station address
15:8	STATION_ ADDRESS_3	This field holds the third octet of the station address
7:0	STATION_ ADDRESS_4	This field holds the fourth octet of the station address

**8.19.15 STA Address 2**

GMAC0 Address: 0x19000044

GMAC1 Address: 0x1A000044

Access: Read/Write

Reset: 0x0

This register holds the last two octets of the

Bit	Bit Name	Description
31:24	STATION_ ADDRESS_5	This field holds the fifth octet of the station address
23:16	STATION_ ADDRESS_6	This field holds the sixth octet of the station address
15:0	RES	Reserved

**8.19.16 ETH\_FIFO RAM Configuration 0**

GMAC0 Address: 0x19000048

GMAC1 Address: 0x1A000048

Access: See field description

Reset: 0x0

This register is used to assert and negate functions concerning the ETH module.

Bit	Bit Name	Access	Description	
31:21	RES	RO	Reserved. Must be written with zero. Contains zeros when read.	
20	FTFENRPLY	RO	Asserted	The eth_fab module is enabled
			Negated	The eth_fab module is disabled
19	STFENRPLY	RO	Asserted	The eth_sys module is enabled
			Negated	The eth_sys module is disabled
18	FRFENRPLY	RO	Asserted	The eth_fab module is enabled
17	SRFENRPLY	RO	Asserted	The eth_sys module is enabled
16	WTMENRPLY	RO	Asserted	The eth_wtm module is enabled
15:13	RES	RO	Reserved. Must be written with zero. Contains zeros when read.	
12	FTFENREQ	RW	Asserted	Requests enabling of the eth_fab module
11	STFENREQ	RW	Asserted	Requests enabling of the eth_sys module
10	FRFENREQ	RW	Asserted	Requests enabling of the eth_fab module
9	SRFENREQ	RW	Asserted	Requests enabling of the eth_sys module
8	WTMENREQ	RW	Asserted	Requests enabling of the eth_wtm module
7:5	RES	RW	Reserved. Must be written with zero. Contains zeros when read.	
4	HSTRSTFT	RW	When asserted, this bit places the eth_fab module in reset	
3	HSTRSTST	RW	When asserted, this bit places the eth_sys module in reset	
2	HSTRSTFR	RW	When asserted, this bit places the eth_fab module in reset	
1	HSTRSTSR	RW	When asserted, this bit places the eth_sys module in reset	
0	HSTRSTWT	RW	When asserted, this bit places the eth_wtm module in reset	

**8.19.17 ETH Configuration 1**

GMAC0 Address: 0x1900004C  
 GMAC1 Address: 0x1A00004C  
 Access: Read/Write  
 Reset: 0xFFFF

This register is used to configure the ETH storage area.

Bit	Bit Name	Description
31:28	RES	Reserved. Must be written with zero. Contains zeros when read.
27:16	CFGFRTX [11:0]	This hex value represents the minimum number of 4-byte locations to store simultaneously in the receive RAM, relative to the beginning of the frame being input, before FRRDY may be asserted. Note that FRRDY will be latent a certain amount of time due to fabric transmit clock to system transmit clock time domain crossing, and conditional on FRACPT assertion. When set to the maximum value, FRRD may be asserted only after the completion of the input frame. The value of this register must be greater than 18D when HSTDRLPT64 is asserted.
15:0	CFGXOFFRTX	This hexadecimal value represents the number of pause quanta (64-bit times) after an XOFF pause frame has been acknowledged until the ETH reasserts TCRQ if the ETH receive storage level has remained higher than the low watermark.

**8.19.18 ETH Configuration 2**

MAC 0 Address: 0x19000050  
 MAC 1 Address: 0x1A000050  
 Access: Read/Write  
 Reset: See field description

This register is used to number the minimum amount of 8-byte words in the Rx RAM before pause frames are transmitted.

Bit	Bit Name	Reset	Description
31:29	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
28:16	CFGHWM [12:0]	0xAAA	This hex value represents the maximum number of 8-byte words to store simultaneously in the Rx RAM before TCRQ and PSVAL facilitates an XOFF
15:13	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
12:0	CFGLWM [12:0]	0x555	This hex value represents the minimum number of 8-byte words to store simultaneously in Rx RAM before TCRQ and PSVAL facilitate an XON pause control frame in response to a transmitted XOFF pause control frame.

**8.19.19 ETH Configuration 3**

GMAC0 Address: 0x19000054  
 GMAC1 Address: 0x1A000054  
 Access: Read/Write  
 Reset: See field description

This register is used denote the minimum number of 4-byte locations to simultaneously store in the Tx RAM before assertion.

Bit	Bit Name	Reset	Description
31:28	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
27:16	CFGHWMFT [11:0]	0x555	This hex value represents the maximum number of 4-byte locations to store simultaneously in Tx RAM before FTHWM is asserted. Note that FTHWM has two FTCLK clock periods of latency before assertion or negation, as should be considered when calculating required headroom for maximum size packets.
15:12	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
11:0	CFGFTTTH [11:0]	0xFFF	This hex value represents the minimum number of 4-byte locations to store simultaneously in the Tx RAM, relative to the beginning of the frame being input, before TPSF is asserted. Note that TPSF is latent for a certain amount of time due to fabric Tx clock system Tx clock time domain crossing. When set to the maximum value, TPSF asserts only after the completion of the input frame.

**8.19.20 ETH Configuration 4**

GMAC0 Address: 0x19000058

GMAC1 Address: 0x1A000058

Access: Read/Write

Reset: 0x0

This register is used to signal drop frame conditions internal to the Ethernet.

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17	Unicast MAC address match	In combination with “ <a href="#">ETH Configuration 5</a> ”, bits [17:0] of this register control which frames are dropped and which are sent to the DMA engine. If the bit is set in “ <a href="#">ETH Configuration 5</a> ” and it does not match the value in this bit, then the frame is dropped.
16	Truncated frame	
15	Long event	
14	VLAN tag detected	
13	Unsupported op. code	
12	Pause frame	
11	Control frame	
10	Dribble nibble	
9	B	
8	M	
7	O	
6	Out of range	
5	Len	
4		
3		
2	F	
1	RX_DV event	
0		

**8.19.21 ETH Configuration 5**

GMAC0 Address: 0x1900005C

GMAC1 Address: 0x1A00005C

Access: Read/Write

Reset: See field description

This register is used to assert or negate bits of

Bit	Bit Name	Reset	Description
31:20	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
19	Byte/Nibble	0x0	This bit should be set to 1 for GMAC0 or set to 0 for GMAC1.
18	Short Frame	0x0	If set to 1, all frames under 64 bytes are dropped.
17:0	Rx Filter[17:0]	0x3FFFF	If set in this vector, the corresponding field must match exactly in “ <a href="#">ETH Configuration 4</a> ” for the packet to pass on to the DMA engine.



**8.19.22 Tx/Rx 64 Byte Frame Counter (TR64)**

GMAC0 Address: 0x19000080  
 GMAC1 Address: 0x1A000080  
 Access: Read/Write  
 Reset: 0x0

This register is used to count frames transmitted or received that were up to 64 bytes in length.

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	TR64	The transmit and receive 64 byte frame counter. This bit is incremented for each good or bad frame transmitted and received which is 64 bytes in length inclusive (excluding framing bits but including FCS bytes).

**8.19.23 Tx/Rx 65-127 Byte Frame Counter (TR127)**

GMAC0 Address: 0x19000084  
 GMAC1 Address: 0x1A000084  
 Access: Read/Write  
 Reset: 0x0

This register is used to count frames transmitted or received that were between 65–

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	TR127	The transmit and receive 65–127 byte frame counter. This bit is incremented for each good or bad frame transmitted and received which between 65-127 bytes in length inclusive (excluding framing bits but including FCS bytes).

**8.19.24 Tx/Rx 128-255 Byte Frame Counter (TR255)**

GMAC0 Address: 0x19000088  
 GMAC1 Address: 0x1A000088  
 Access: Read/Write  
 Reset: 0x0

This register is used to count frames transmitted or received that were between 128–

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	TR255	The transmit and receive 128-255 byte frame counter. This bit is incremented for each good or bad frame transmitted and received which between 128-255 bytes in length inclusive (excluding framing bits but including FCS bytes).

**8.19.25 Tx/Rx 256-511 Byte Frame Counter (TR511)**

GMAC0 Address: 0x1900008C  
 GMAC1 Address: 0x1A00008C  
 Access: Read/Write  
 Reset: 0x0

This register is used to count frames transmitted or received that were between 256–511 bytes in length.

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	TR511	The transmit and receive 256–511 byte frame counter. This bit is incremented for each good or bad frame transmitted and received which between 256–511 bytes in length inclusive (excluding framing bits but including FCS bytes).

**8.19.26 Tx/Rx 512-1023 Byte Frame Counter (TR1K)**

GMAC0 Address: 0x19000090

GMAC1 Address: 0x1A000090

Access: Read/Write

Reset: 0x0

This register is used to count frames transmitted or received that were between 512–1023 bytes in length.

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	TR1K	The transmit and receive 512–1023 byte frame counter. This bit is incremented for each good or bad frame transmitted and received which between 512–1023 bytes in length inclusive (excluding framing bits but including FCS bytes).

**8.19.27 Tx/Rx 1024-1518 Byte Frame Counter (TRMAX)**

GMAC0 Address: 0x19000094

GMAC1 Address: 0x1A000094

Access: Read/Write

Reset: 0x0

This register is used to count frames transmitted or received that were between

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	TRMAX	The transmit and receive 1024-1518 byte frame counter. This bit is incremented for each good or bad frame transmitted and received which between 1024-1518 bytes in length inclusive (excluding framing bits but including FCS bytes).

**8.19.28 Tx/Rx 1519-1522 Byte VLAN Frame Counter (TRMGV)**

GMAC0 Address: 0x19000098

GMAC1 Address: 0x1A000098

Access: Read/Write

Reset: 0x0

This register is used to count frames transmitted or received that were between

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	TRMGV	The transmit and receive 1519–1522 byte frame counter. This bit is incremented for each good or bad frame transmitted and received which between 1519–1522 bytes in length inclusive (excluding framing bits but including FCS bytes).

**8.19.29 Receive Byte Counter (RXBT)**

GMAC0 Address: 0x1900009C

GMAC1 Address: 0x1A00009C

Access: Read/Write

Reset: 0x0

This register is used to count incoming frames and then increment this register accordingly.

Bit	Bit Name	Description
31:24	RES	Reserved. Must be written with zero. Contains zeros when read.
23:0	RBYT	The receive byte counter. This statistic count register is incremented by the byte count of all frames received, including bad packets but excluding framing bits but including FCS bytes.

**8.19.30 Receive Packet Counter (RPKT)**

GMAC0 Address: 0x190000A0  
 GMAC1 Address: 0x1A0000A0

Access: Read/Write  
 Reset: 0x0

This register is used to count packets received.

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	RPKT	The receive packet counter. This register is incremented for each received packet (including bad packets, all Unicast, broadcast and Multicast packets).

**8.19.31 Receive FCS Error Counter (RFCS)**

GMAC0 Address: 0x190000A4  
 GMAC1 Address: 0x1A0000A4  
 Access: Read/Write  
 Reset: 0x0

This register is used to count frames received between 64–1518 in length and has a FCS error.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	RFCS	The received FCS error counter. This register is incremented for each frame received that has an integral 64–1518 length and contains a frame check sequence

**8.19.32 Receive Multicast Packet Counter (RMCA)**

GMAC0 Address: 0x190000A8  
 GMAC1 Address: 0x1A0000A8  
 Access: Read/Write  
 Reset: 0x0

This register is used to count received good

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	RMCA	The receive multicast packet counter. This register is incremented for each multicast good frame of lengths smaller than 1518 (non-VLAN) or 1522 (VLAN) excluding broadcast frames. This does not include range/length errors.

**8.19.33 Receive Broadcast Packet Counter (RBCA)**

GMAC0 Address: 0x190000AC  
 GMAC1 Address: 0x1A0000AC  
 Access: Read/Write  
 Reset: 0x0

This register is used to count received good broadcast frames.

Bit	Bit Name	Description
31:22	RES	Reserved. Must be written with zero. Contains zeros when read.
21:0	RBCA	The receive broadcast packet counter. This register is incremented for each broadcast good frame of lengths smaller than 1518 (non-VLAN) or 1522 (VLAN) excluding multicast frames. This does not include range or length errors.

**8.19.34 Receive Control Frame Packet Counter (RXCF)**

GMAC0 Address: 0x190000B0

This register is used to count received MAC control frames.

GMAC1 Address: 0x1A0000B0

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	RXCF	The receive control frame packet counter. This register is incremented for each MAC control frame received (pause and unsupported).

**8.19.35 Receive Pause Frame Packet Counter (RXPF)**

GMAC0 Address: 0x190000B4

This register is used to count received pause

GMAC1 Address: 0x1A0000B4

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	RXPF	The receive pause frame packet counter. This register is incremented each time a

**8.19.36 Receive Unknown OPCode Packet Counter (RXUO)**

GMAC0 Address: 0x190000B8

This register is used to count received MAC control frames that contain an opcode.

GMAC1 Address: 0x1A0000B8

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	RXUO	The receive unknown OPcode counter. This bit is incremented each time a MAC control frame is received which contains an opcode other than a pause.

**8.19.37 Receive Alignment Error Counter (RALN)**

GMAC0 Address: 0x190000BC

This register is used to count received packets with an alignment error.

GMAC1 Address: 0x1A0000BC

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	RALN	The receive alignment error counter. This register is incremented for each received frame from 64–1518 bytes that contains an invalid FCS and is not an integral number of bytes.

**8.19.38 Receive Frame Length Error Counter (RFLR)**

GMAC0 Address: 0x190000C0

GMAC1 Address: 0x1A0000C0

Access: Read/Write

Reset: 0x0

This register is used to count received frames that have a length error.

Bit	Bit Name	Description
31:16	RES	Reserved. Must be written with zero. Contains zeros when read.
15:0	RFLR	The received frame length error counter. this register is incremented for each received frame in which the 802.3 length field did not match the number of data bytes actually received (46–1500 bytes). The counter is not incremented if the length field is not a valid 802.3 length, such as an EtherType value.

**8.19.39 Receive Code Error Counter (RCDE)**

GMAC0 Address: 0x190000C4

GMAC1 Address: 0x1A0000C4

Access: Read/Write

Reset: 0x0

This register is used to count the number of received frames that had a code error counter.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	RCDE	The receive code error counter. This register is incremented each time a valid carrier was present and at least one invalid data symbol was detected.

**8.19.40 Receive Carrier Sense Error Counter (RCSE)**

GMAC0 Address: 0x190000C8

GMAC1 Address: 0x1A0000C8

Access: Read/Write

Reset: 0x0

This register is used to count the number of frames received that had a false carrier.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	RCSE	The receive false carrier counter. This register is incremented each time a false carrier is detected during idle, as defined by a 1 on RX_ER and an 0xE on RXD. This event is reported along with the statistics generated on the next received frame. Only one false carrier condition can be detected and logged between frames.

**8.19.41 Receive Undersize Packet Counter (RUND)**

GMAC0 Address: 0x190000CC

GMAC1 Address: 0x1A0000CC

Access: Read/Write

Reset: 0x0

This register is used to count the number of received packets that were undersized.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	RUND	The receive undersize packet counter. This register is incremented each time a frame is received which is less than 64 bytes in length and contains a valid FCS and were otherwise well formed. This does not include Range Length errors

**8.19.42 Receive Oversize Packet Counter (ROVR)**

GMAC0 Address: 0x190000D0  
 GMAC1 Address: 0x1A0000D0  
 Access: Read/Write  
 Reset: 0x0

This register is used to count received packets that were oversized.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	ROVR	The receive oversize packet counter. This register is incremented each time a frame is received which exceeded 1518 (non-VLAN) or 1522 (VLAN) and contains a valid FCS and were otherwise well formed. This does not include Range Length errors.

**8.19.43 Receive Fragments Counter (RFRG)**

GMAC0 Address: 0x190000D4  
 GMAC1 Address: 0x1A0000D4  
 Access: Read/Write  
 Reset: 0x0

This register is used to count received

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	RFRG	The receive fragments counter. This register is incremented for each frame received which is less than 64 bytes in length and contains an invalid FCS. This

**8.19.44 Receive Jabber Counter (RJBR)**

GMAC0 Address: 0x190000D8  
 GMAC1 Address: 0x1A0000D8  
 Access: Read/Write  
 Reset: 0x0

This register is used to count received jabber

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	RJBR	The received jabber counter. This register is incremented for frames which exceed 1518 (non-VLAN) or 1522 (VLAN) bytes and contains an invalid FCS, including

**8.19.45 Receive Dropped Packet Counter (RDRP)**

GMAC0 Address: 0x190000DC  
 GMAC1 Address: 0x1A0000DC  
 Access: Read/Write  
 Reset: 0x0

This register is used to count received dropped packets.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	RDRP	The received dropped packets counter. this register is incremented for frames received which are streamed to the system but are later dropped due to a lack of system resources.

**8.19.46 Transmit Byte Counter (TXBT)**

GMAC0 Address: 0x190000E0

This register is used to count transmitted bytes.

GMAC1 Address: 0x1A0000E0

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:24	RES	Reserved. Must be written with zero. Contains zeros when read.
23:0	TXBT	The transmit byte counter. This register is incremented by the number of bytes that were put on the wire including fragments of frames that were involved with collisions. This count does not include preamble/SFD or jam bytes.

**8.19.47 Transmit Packet Counter (TPKT)**

GMAC0 Address: 0x190000E4

This register is used to count transmitted

GMAC1 Address: 0x1A0000E4

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	TPKT	The transmit packet counter. This register is incremented for each transmitted packet (including bad packets, excessive deferred packets, excessive collision packets, late collision packets, all Unicast, Broadcast and Multicast packets.

**8.19.48 Transmit Multicast Packet Counter (TMCA)**

GMAC0 Address: 0x190000E8

This register is used to count transmitted

GMAC1 Address: 0x1A0000E8

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	TMCA	Transmit multicast packet counter. Incremented for each multicast valid frame

**8.19.49 Transmit Broadcast Packet Counter (TBCA)**

GMAC0 Address: 0x190000EC

This register is used to count transmitted broadcast packets.

GMAC1 Address: 0x1A0000EC

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:18	RES	Reserved. Must be written with zero. Contains zeros when read.
17:0	TBCA	Transmit broadcast packet counter. Incremented for each broadcast frame transmitted (excluding multicast frames).

**8.19.50 Transmit Pause Control Frame Counter (TXPF)**

GMAC0 Address: 0x190000F0

This register is used to count transmitted pause control frames.

GMAC1 Address: 0x1A0000F0

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TXPF	Transmit pause frame packet counter. Incremented each time a valid pause MAC control frame is transmitted.

**8.19.51 Transmit Deferral Packet Counter (TDFR)**

GMAC0 Address: 0x190000F4

This register is used to count transmitted

GMAC1 Address: 0x1A0000F4

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TDFR	Transmit deferral packet counter. Incremented for each frame that was deferred on its first transmission attempt. Does not include frames involved in collisions.

**8.19.52 Transmit Excessive Deferral Packet Counter (TEDF)**

GMAC0 Address: 0x190000F8

This register is used to count excessive

GMAC1 Address: 0x1A0000F8

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TEDF	Transmit excessive deferral packet counter. Incremented for frames aborted that

**8.19.53 Transmit Single Collision Packet Counter (TSCL)**

GMAC0 Address: 0x190000FC

This register is used to count transmitted single collision packets.

GMAC1 Address: 0x1A0000FC

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TSCL	Transmit single collision packet counter. Incremented for each frame transmitted that experienced exactly one collision during transmission.



**8.19.54 Transmit Multiple Collision Packet (TMCL)**

GMAC0 Address: 0x19000100

GMAC1 Address: 0x1A000100

Access: Read/Write

Reset: 0x0

This register is used to count transmitted multiple collision packets.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TMCL	Transmit multiple collision packet counter. Incremented for each frame transmitted that experienced 2–15 collisions (including any late collisions) during transmission as defined using the RETRY[3:0] field of the Tx function control register.

**8.19.55 Transmit Late Collision Packet Counter (TLCL)**

GMAC0 Address: 0x19000104

GMAC1 Address: 0x1A000104

Access: Read/Write

Reset: 0x0

This register is used to count transmitted late

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TLCL	Transmit late collision packet counter. Incremented for each frame transmitted that experienced a late collision during a transmission attempt. Late collisions are defined using the LCOL[5:0] field of the Tx function control register.

**8.19.56 Transmit Excessive Collision Packet Counter (TXCL)**

GMAC0 Address: 0x19000108

GMAC1 Address: 0x1A000108

Access: Read/Write

Reset: 0x0

This register is used to count excessive transmitted collision packets.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TXCL	Transmit excessive collision packet counter. Incremented for each frame that experienced 16 collisions during transmission and was aborted.

**8.19.57 Transmit Total Collision Counter (TNCL)**

GMAC0 Address: 0x1900010C

GMAC1 Address: 0x1A00010C

Access: Read/Write

Reset: 0x0

This register is used to count transmitted total collision packets.

Bit	Bit Name	Description
31:13	RES	Reserved. Must be written with zero. Contains zeros when read.
12:0	TNCL	Transmit total collision counter. Incremented by the number of collisions experienced during the transmission of a frame as defined as the simultaneous presence of signals on the DO and RD circuits (i.e., transmitting and receiving at the same time). Note, this register does not include collisions that result in an excessive collision condition).

**8.19.58 Transmit Pause Frames Honored Counter (TPFH)**

GMAC0 Address: 0x19000110

This register is used to count honored transmitted pause frames.

GMAC1 Address: 0x1A000110

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TPFH	Transmit pause frames honored counter. Incremented each time a valid pause MAC control frame is transmitted and honored.

**8.19.59 Transmit Drop Frame Counter (TDRP)**

GMAC0 Address: 0x19000114

This register is used to count transmitted drop

GMAC1 Address: 0x1A000114

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TDRP	Transmit drop frame counter. Incremented each time input PFH is asserted.

**8.19.60 Transmit Jabber Frame Counter (TJBR)**

GMAC0 Address: 0x19000118

This register is used to count transmitted jabber

GMAC1 Address: 0x1A000118

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TJBR	Transmit jabber frame counter. Incremented for each oversized transmitted frame

**8.19.61 Transmit FCS Error Counter (TFCS)**

GMAC0 Address: 0x1900011C

This register is used to count transmitted FCS

GMAC1 Address: 0x1A00011C

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TFCS	Transmit FCS error counter. Incremented for every valid sized packet with an incorrect FCS value.

**8.19.62 Transmit Control Frame Counter (TXCF)**

GMAC0 Address: 0x19000120

GMAC1 Address: 0x1A000120

Access: Read/Write

Reset: 0x0

This register is used to count transmitted control frames.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TXCF	Transmit control frame counter. Incremented for every valid size frame with a type field signifying a control frame.

**8.19.63 Transmit Oversize Frame Counter (TOVR)**

GMAC0 Address: 0x19000124

GMAC1 Address: 0x1A000124000128

Access: Read/Write

Reset: 0x0

This register is used to count transmitted

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TOVR	Transmit oversize frame counter. Incremented for each oversized transmitted

**8.19.64 Transmit Undersize Frame Counter (TUND)**

GMAC0 Address: 0x19000128

GMAC1 Address: 0x1A000128

Access: Read/Write

Reset: 0x0

This register is used to count transmitted

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TUND	Transmit undersize frame counter. Incremented for every frame less than 64

**8.19.65 Transmit Fragment Counter (TFRG)**

GMAC0 Address: 0x1900012C

GMAC1 Address: 0x1A00012C

Access: Read/Write

Reset: 0x0

This register is used to count transmitted

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11:0	TFRG	Transmit fragment counter. Incremented for every frame less than 64 bytes, with an incorrect FCS value.

**8.19.66 Carry Register 1 (CAR1)**

GMAC0 Address: 0x19000130

GMAC1 Address: 0x1A000130

Access: Read-Only

Reset: 0x0

Carry register bits are cleared on carry register write while the respective bit is asserted.

Bit	Bit Name	Description
31	C1_64	Carry register 1 TR64 counter carry bit
30	C1_127	Carry register 1 TR127 counter carry bit
29	C1_255	Carry register 1 TR255 counter carry bit
28	C1_511	Carry register 1 TR511 counter carry bit
27	C1_1K	Carry register 1 TR1K counter carry bit
26	C1_MAX	Carry register 1 TRMAX counter carry bit
25	C1_MGV	Carry register 1 TRMGV counter carry bit
24:17	RES	Reserved. Must be written with zero. Contains zeros when read.
16	C1_RBY	Carry register 1 RBYT counter carry bit
15	C1_RPK	Carry register 1 RPKT counter carry bit
14	C1_RFC	Carry register 1 RFCS counter carry bit
13	C1_RMC	Carry register 1 RMCA counter carry bit
12	C1_RBC	Carry register 1 RBCA counter carry bit
11	C1_RXC	Carry register 1 RXCF counter carry bit
10	C1_RXP	Carry register 1 RXPf counter carry bit
9	C1_RXU	Carry register 1 RXUO counter carry bit
8	C1_RAL	Carry register 1 RALN counter carry bit
7	C1_RFL	Carry register 1 RFLR counter carry bit
6	C1_RCD	Carry register 1 RCDE counter carry bit
5	C1_RCS	Carry register 1 RCSE counter carry bit
4	C1_RUN	Carry register 1 RUND counter carry bit
3	C1_ROV	Carry register 1 ROVR counter carry bit
2	C1_RFR	Carry register 1 RFRG counter carry bit
1	C1_RJB	Carry register 1 RJBR counter carry bit
0	C1_RDR	Carry register 1 RDRP counter carry bit

**8.19.67 Carry Register 2 (CAR2)**

GMAC0 Address: 0x19000134

GMAC1 Address: 0x1A000134

Access: Read-Only

Reset: 0x0

Carry register bits are cleared on carry register write while the respective bit is asserted.

Bit	Bit Name	Description
31:20	RES	Reserved. Must be written with zero. Contains zeros when read.
19	C2_TJB	Carry register 2 TJBR counter carry bit
18	C2_TFC	Carry register 2 TFCS counter carry bit
17	C2_TCF	Carry register 2 TXCF counter carry bit
16	C2_TOV	Carry register 2 TOVR counter carry bit
15	C2_TUN	Carry register 2 TUND counter carry bit
14	C2_TFG	Carry register 2 TFRG counter carry bit
13	C2_TBY	Carry register 2 TBYT counter carry bit
12	C2_TPK	Carry register 2 TPKT counter carry bit
11	C2_TMC	Carry register 2 TMCA counter carry bit
10	C2_TBC	Carry register 2 TBCA counter carry bit
9	C2_TPF	Carry register 2 TXPF counter carry bit
8	C2_TDF	Carry register 2 TDFR counter carry bit
7	C2_TED	Carry register 2 TEDF counter carry bit
6	C2_TSC	Carry register 2 TSCL counter carry bit
5	C2_TMA	Carry register 2 TMCL counter carry bit
4	C2_TLC	Carry register 2 TLCL counter carry bit
3	C2_TXC	Carry register 2 TXCL counter carry bit
2	C2_TNC	Carry register 2 TNCL counter carry bit
1	C2_TPH	Carry register 2 TPFH counter carry bit
0	C2_TDP	Carry register 2 TDRP counter carry bit

**8.19.68 Carry Mask Register 1 (CAM1)**

GMAC0 Address: 0x19000138

GMAC1 Address: 0x1A000138

Access: Read/Write

Reset: 0x1

When one of these mask bits is set to zero, the corresponding interrupt bit is allowed to cause interrupt indications on output CARRY.

Bit	Bit Name	Description
31	M1_64	Mask register 1 TR64 counter carry bit
30	M1_127	Mask register 1 TR127 counter carry bit
29	M1_255	Mask register 1 TR255 counter carry bit
28	M1_511	Mask register 1 TR511 counter carry bit
27	M1_1K	Mask register 1 TR1K counter carry bit
26	M1_MAX	Mask register 1 TRMAX counter carry bit
25	M1_MGV	Mask register 1 TRMGV counter carry bit
24:17	RES	Reserved. Must be written with zero. Contains zeros when read.
16	M1_RBY	Mask register 1 RBYT counter carry bit
15	M1_RPK	Mask register 1 RPKT counter carry bit
14	M1_RFC	Mask register 1 RFCS counter carry bit
13	M1_RMC	Mask register 1 RMCA counter carry bit
12	M1_RBC	Mask register 1 RBCA counter carry bit
11	M1_RXC	Mask register 1 RXCF counter carry bit
10	M1_RXP	Mask register 1 RXPF counter carry bit
9	M1_RXU	Mask register 1 RXUO counter carry bit
8	M1_RAL	Mask register 1 RALN counter carry bit
7	M1_RFL	Mask register 1 RFLR counter carry bit
6	M1_RCD	Mask register 1 RCDE counter carry bit
5	M1_RCS	Mask register 1 RCSE counter carry bit
4	M1_RUN	Mask register 1 RUND counter carry bit
3	M1_ROV	Mask register 1 ROVR counter carry bit
2	M1_RFR	Mask register 1 RFRG counter carry bit
1	M1_RJB	Mask register 1 RJBR counter carry bit
0	M1_RDR	Mask register 1 RDRP counter carry bit

**8.19.69 Carry Mask Register 2 (CAM2)**

GMAC0 Address: 0x1900013C

GMAC1 Address: 0x1A00013C

Access: Read/Write

Reset: 0x1

When one of these mask bits is set to zero, the corresponding interrupt bit is allowed to cause interrupt indications on output CARRY.

Bit	Bit Name	Description
31:20	RES	Reserved. Must be written with zero. Contains zeros when read.
19	M2_TJB	Mask register 2 TJBR counter carry bit
18	M2_TFC	Mask register 2 TFCS counter carry bit
17	M2_TCF	Mask register 2 TXCF counter carry bit
16	M2_TOV	Mask register 2 TOVR counter carry bit
15	M2_TUN	Mask register 2 TUND counter carry bit
14	M2_TFG	Mask register 2 TFRG counter carry bit
13	M2_TBY	Mask register 2 TBYT counter carry bit
12	M2_TPK	Mask register 2 TPKT counter carry bit
11	M2_TMC	Mask register 2 TMCA counter carry bit
10	M2_TBC	Mask register 2 TBCA counter carry bit
9	M2_TPF	Mask register 2 TXPF counter carry bit
8	M2_TDF	Mask register 2 TDFR counter carry bit
7	M2_TED	Mask register 2 TEDF counter carry bit
6	M2_TSC	Mask register 2 TSCL counter carry bit
5	M2_TMA	Mask register 2 TMCL counter carry bit
4	M2_TLC	Mask register 2 TLCL counter carry bit
3	M2_TXC	Mask register 2 TXCL counter carry bit
2	M2_TNC	Mask register 2 TNCL counter carry bit
1	M2_TPH	Mask register 2 TPFH counter carry bit
0	M2_TDP	Mask register 2 TDRP counter carry bit

**8.19.70 DMA Transfer Control for Queue 0 (DMATXCNTL\_Q0)**

GMAC0 Address: 0x19000180

GMAC1 Address: 0x1A000180

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	TX_ENABLE	Enables queue 0

**8.19.71 Descriptor Address for Queue 0 Tx (DMATXDESCR\_Q0)**

GMAC0 Address: 0x19000184

GMAC1 Address: 0x1A000184

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:2	DESCR_ADDR	The descriptor address to be fetched for queue 0
1:0	RES	Reserved. Must be written with zero. Contains zeros when read.

**8.19.72 Transmit Status (DMATXSTATUS)**

GMAC0 Address: 0x19000188

GMAC1 Address: 0x1A000188

Access: Read/Write

Reset: 0x0

This register is used to set the bits and flags regarding the DMA controller and its

Bit	Bit Name	Description
31:24	RES	Reserved. Must be written with zero. Contains zeros when read.
23:16	TXPKTCOUNT	This 8-bit Tx packet counter increments when the DMA controller transfers a packet successfully, and decrements when the host writes a 1 to TXPKTSENT
15:12	RES	Reserved.
11	TX_UNDERRUN_Q3	Indicates TXUNDERRUN_Q3 as an interrupt source
10	TX_UNDERRUN_Q2	Indicates TXUNDERRUN_Q2 as an interrupt source
9	TX_UNDERRUN_Q1	Indicates TXUNDERRUN_Q1 as an interrupt source
8:4	RES	Reserved. Must be written with zero. Contains zeros when read.
3	BUS_ERROR	Indicates that the DMA controller received a host/slave split, error, or retry
2	RES	Reserved. Must be written with zero. Contains zeros when read.
1	TXUNDERRUN_Q0	This bit is set when the DMA controller reads a set (1) empty flag in the
0	TXPKTSENT	Indicates that one or more packets transferred successfully. This bit is cleared when TXPKTCOUNT (bits [23:16]) is zero. Writing a 1 to this bit reduces

**8.19.73 Receive Control (DMARXCTRL)**

GMAC0 Address: 0x1900018C

GMAC1 Address: 0x1A00018C

Access: Read/Write

Reset: 0x0

This register is used to enable the DMA to receive packets.

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	RXENABLE	Allows the DMA to receive packet transfers. When set, the built-in DMA controller begins receiving packets as the FIFO indicates they are available (FRSOF asserted). The DMA controller clears this bit when it encounters an RX overflow or bus error state.



**8.19.74 Pointer to Receive Descriptor (DMARXDESCR)**

GMAC0 Address: 0x19000190

GMAC1 Address: 0x1A000190

Access: Read/Write

Reset: 0x0

This register is used to find the location of the first TX packet descriptor in the memory.

Bit	Bit Name	Description
31:2	DESCRIPTOR_ADDRESS	The descriptor address. When the RXENABLE (bit [0] of the “ <a href="#">Receive Control (DMARXCTRL)</a> ” register) is set by the host, the DMA controller reads this register to find the host memory location of the first receive packet descriptor.
1:0	RES	Ignored by the DMA controller, because it is a requirement of the system that all descriptors are 32-bit aligned in the host memory.

**8.19.75 Receive Status (DMARXSTATUS)**

GMAC0 Address: 0x19000194

GMAC1 Address: 0x1A000194

Access: Read/Write

Reset: 0x0

This register is used to set the bits and flags regarding the DMA controller and its receiving

Bit	Bit Name	Description
31:24	RES	Reserved. Must be written with zero. Contains zeros when read.
23:16	RXPKTCOUNT	This 8-bit receive packet counter increments when the DMA controller transfers a packet successfully, and decrements when the host writes a 1 to
15:4	RES	Reserved. Must be written with zero. Contains zeros when read.
3	BUSERROR	Indicates that the DMA controller received a host/slave split, error, or retry
2	RXOVERFLOW	This bit is set when the DMA controller reads a set empty flag in the descriptor it
1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	RXPKT RECEIVED	Indicates that one or more packets were received successfully. This bit is cleared when the RXPKTCOUNT (bits [23:16]) is zero. Writing a 1 to this bit reduces

**8.19.76 Interrupt Mask (DMAINTRMASK)**

GMAC0 Address: 0x19000198

GMAC1 Address: 0x1A000198

Access: Read/Write

Reset: 0x0

This register is used to configure interrupt masks for the DMA. Setting a bit to 1 enables the corresponding status signal as an interrupt source. The register "DMA Interrupts" is the AND of DMA status bits with this register.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11	TX_UNDERRUN_Q3_MASK	Setting this bit 1 enables TXUNDERRUN_Q3(bit [11] in the <i>"Transmit Status (DMATXSTATUS)"</i> register) as an interrupt source
10	TX_UNDERRUN_Q2_MASK	Setting this bit 1 enables TXUNDERRUN_Q2 (bit [10] in the <i>"Transmit Status (DMATXSTATUS)"</i> register) as an interrupt source
9	TX_UNDERRUN_Q1_MASK	Setting this bit 1 enables TXUNDERRUN_Q1 (bit [9] in the <i>"Transmit Status (DMATXSTATUS)"</i> register) as an interrupt source
8		Reserved. Must be written with zero. Contains zeros when read.
7	BUS_ERROR_MASK	<i>"Receive Status"</i>
6	RX_OVERFLOW_MASK	<i>"Receive Status"</i> register) as in interrupt source
5	RES	Reserved. Must be written with zero. Contains zeros when read.
4	RXPKTRECEIVED_MASK	<i>"Receive Status"</i>
3	BUSERROR_MASK	<i>"Transmit Status"</i>
2	RES	Reserved. Must be written with zero. Contains zeros when read.
1	TX_UNDERRUN_Q0_MASK	Setting this bit 1 enables TXUNDERRUN_Q0 (bit [1] in the <i>"Transmit Status (DMATXSTATUS)"</i> register) as an interrupt source
0	TXPKTSENT_MASK	<i>"Transmit Status"</i>

**8.19.77 Interrupts (DMAINTERRUPT)**

GMAC0 Address: 0x1900019C

GMAC1 Address: 0x1A00019C

Access: Read/Write

Reset: 0x0

This register is used to configure interrupts for the DMA. Flags in this register clear when their corresponding Status bit is cleared.

Bit	Bit Name	Description
31:12	RES	Reserved. Must be written with zero. Contains zeros when read.
11	TX_UNDERRUN_Q3	Setting this bit 1 enables TXUNDERRUN_Q3(bit [11] in the “Transmit Status (DMATXSTATUS)” register) as an interrupt source
10	TX_UNDERRUN_Q2	Setting this bit 1 enables TXUNDERRUN_Q2 (bit [10] in the “Transmit Status (DMATXSTATUS)” register) as an interrupt source
9	TX_UNDERRUN_Q1	Setting this bit 1 enables TXUNDERRUN_Q1 (bit [9] in the “Transmit Status (DMATXSTATUS)”
8	RES	Reserved. Must be written with zero. Contains zeros when read.
7	BUS_ERROR_MASK	Setting this bit to 1 records an Rx bus error interrupt when BUS_ERROR (bit [3] in register) and BUS_ERROR_MASK (bit register) are both set
6	RX_OVERFLOW_MASK	Setting this bit to 1 records an Rx overflow error interrupt when RX_OVERFLOW register) and “Interrupt Mask (DMAINTRMASK)”
5	RES	Reserved. Must be written with zero. Contains zeros when read.
4	RXPKT_RECEIVED_MASK	Records a RX_PKT_RECEIVED error interrupt when RX_PKT_RECEIVED (bit [0] in “Interrupt Mask (DMAINTRMASK)”
3	BUS_ERROR	“Transmit Status register) and BUSERROR_MASK (bit [3] of the “Interrupt
2	RES	Reserved. Must be written with zero. Contains zeros when read.
1	TX_UNDERRUN_Q0	“Transmit Status register) and TX_UNDERRUN_MASK (bit [1] of the
0	TXPKTSENT	“Transmit Status register) and TXPKTSENT_MASK (bit [0] of the “Interrupt

**8.19.78 Ethernet TX Burst (ETH\_ARB\_TX\_BURST)**

GMAC0 Address: 0x190001A0

GMAC1 Address: 0x1A0001A0

Access: Read/Write

Reset: 0x48

Tx and Rx requests are arbitrated based on these parameters. These parameters ensure DDR bandwidth is available to both Tx and Rx until the specified number of DWs transfer. Note that this affects the bandwidth/latency of the data for transmit and receive.

Bit	Bit Name	Description
31:26	RES	Reserved
25:16	MAX_RCV_BURST	Maximum number of DWs to be continuously allowed for Rx
15:10	RES	Reserved
9:0	MAX_TX_BURST	Maximum number of DWs to be continuously allowed for Tx

**8.19.79 Current Tx and Rx FIFO Depth (ETH\_XFIFO\_DEPTH)**

GMAC0 Address: 0x190001A8

GMAC1 Address: 0x1A0001A8

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:26	RES	Reserved
25:16	CURRENT_RX_FIFO_DEPTH	Current Rx FIFO depth
15:10	RES	Reserved
9:0	CURRENT_TX_FIFO_DEPTH	Current Tx FIFO depth

**8.19.80 Ethernet Transmit FIFO Throughput (ETH\_TXFIFO\_TH)**

GMAC0 Address: 0x190001A4

GMAC1 Address: 0x1A0001A4

Access: Read/Write

Reset: See field description

This Ethernet register has a 2 KB Tx FIFO. It is used to determine the minimum and maximum levels of the transfer FIFO and correspondingly keep the transmit levels within the range to keep a continuous data transfer flowing.

Bit	Bit Name	Reset	Description
31:26	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
25:16	TXFIFO_MAXTH	0x1D8	This bit represents the maximum number of double words in the Tx FIFO, and once this limit is surpassed, this bit should be de-asserted
15:10	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
9:0	TXFIFO_MINTH	0x160	This bit specifies the minimum number of double words in the Tx FIFO, and if it is less than this value, this bit needs to be asserted.

**8.19.81 Ethernet Receive FIFO Threshold (ETH\_RXFIFO\_TH)**

GMAC0 Address: 0x190001AC

GMAC1 Address: 0x1A0001AC

Access: Read/Write

Reset: See field description

This Ethernet register has a 2 KB Rx FIFO. It is used to determine the minimum and maximum levels of the transfer FIFO and correspondingly keep the transmit levels within the range to keep a continuous data transfer flowing.

Bit	Bit Name	Reset	Description
31:10	SCRATCHREG_0	0x28	This bit is a pure scratch pad register that can be used by the CPU for any general purpose.
9:0	RCVFIFO_MINTH	0x0	The minimum number of double words in the receive FIFO. Once this number is reached, this bit needs to be asserted.

**8.19.82 Ethernet Free Timer (ETH\_FREE\_TIMER)**

GMAC0 Address: 0x190001B8

GMAC1 Address: 0x1A0001B8

Access: Read/Write

Reset: See field description

This register updates the Ethernet descriptors with time stamps

Bit	Bit Name	Reset	Description
31	TIMER_UPDATE	0x1	0 Timer update at the AHB_CLK
			1 Free timer at the AHB_CLK/4
30:21	SCRATCHREG_1	0x0	The pure general purpose register for use by the CPU
20:0	FREE_TIMER	0x3FFFFFF	Free timer

**8.19.83 DMA Transfer Control for Queue 1 (DMATXCNTL\_Q1)**

GMAC0 Address: 0x190001C0

GMAC1 Address: 0x1A0001C0

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	TX_ENABLE	Enables queue 1

**8.19.84 Descriptor Address for Queue 1 Tx (DMATXDESCR\_Q1)**

GMAC0 Address: 0x190001C4

GMAC1 Address: 0x1A0001C4

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:2	DESCR_ADDR	The descriptor address to be fetched for queue 1
1:0	RES	Reserved. Must be written with zero. Contains zeros when read.

**8.19.85 DMA Transfer Control for Queue 2 (DMATXCNTL\_Q2)**

GMAC0 Address: 0x190001C8

GMAC1 Address: 0x1A0001C8

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	TX_ENABLE	Enables queue 2

**8.19.86 Descriptor Address for Queue 2 Tx (DMATXDESCR\_Q2)**

GMAC0 Address: 0x190001CC

GMAC1 Address: 0x1A0001CC

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:2	DESCR_ADDR	The descriptor address to be fetched for queue 2
1:0	RES	Reserved. Must be written with zero. Contains zeros when read.

**8.19.87 DMA Transfer Control for Queue 3 (DMATXCNTL\_Q3)**

GMAC0 Address: 0x190001D0

GMAC1 Address: 0x1A0001D0 Access: Read/

Write

Reset: 0x0

Bit	Bit Name	Description
31:1	RES	Reserved. Must be written with zero. Contains zeros when read.
0	TX_ENABLE	Enables queue 3

**8.19.88 Descriptor Address for Queue 3 Tx (DMATXDESCR\_Q3)**

GMAC0 Address: 0x190001D4

GMAC1 Address: 0x1A0001D4

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:2	DESCR_ADDR	The descriptor address to be fetched for queue 3
1:0	RES	Reserved. Must be written with zero. Contains zeros when read.

**8.19.89 DMA Transfer Arbitration Configuration (DMATXARBCFG)**

GMAC0 Address: 0x190001D8

GMAC1 Address: 0x1A0001D8

Access: Read/Write

Reset: See field description

This register is used to select the type of arbitration used for the QoS feature and the weight to be assigned to a particular queue. Note that a weight of zero is not permitted and causes the hardware to misbehave.

Bit	Bit Name	Reset	Description
31:26	WGT3	0x1	The weight for Queue 3, if WRR has been selected
25:20	WGT2	0x2	The weight for Queue 2, if WRR has been selected
19:14	WGT1	0x4	The weight for Queue 1, if WRR has been selected
13:8	WGT0	0x8	The weight for Queue 0, if WRR has been selected
7:1	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
0	RRMODE	0x4	Round robin mode
			0 Simple priority (Q0 highest priority)
			1 Weighted round robin (WRR)

**8.19.90Tx Status and Packet Count for Queues 1 to 3 (DMATXSTATUS\_123)**

GMAC0 Address: 0x190001E4

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:24	RES	Reserved
23:16	TXPKTCOUNT_CH3	8-bit Tx packet counter that increments when the built-in DMA controller successfully transfers a packet for queue 3, and decrements when the host writes a 1 to bit TXPKTSENT for chain 3 in the <a href="#">“Tx Status and Packet Count (DMATXSTATUS)”</a> register. Default is 0.
15:8	TXPKTCOUNT_CH2	8-bit Tx packet counter that increments when the built-in DMA controller successfully transfers a packet for queue 2, and decrements when the host writes a 1 to bit TXPKTSENT for chain 2 in the <a href="#">“Tx Status and Packet Count (DMATXSTATUS)”</a> register. Default is 0.
7:0	TXPKTCOUNT	8-bit Tx packet counter that increments when the built-in DMA controller successfully transfers a packet for queue 1, and decrements when the host writes a 1 to bit TXPKTSENT for chain 1 in the <a href="#">“Tx Status and Packet Count (DMATXSTATUS)”</a> register. Default is 0.

**8.19.91Local MAC Address Dword0 (LCL\_MAC\_ADDR\_DW0)**

GMAC0 Address: 0x19000200

Access: Read/Write

Reset: 0x0

This register is available only for GE0

Bit	Bit Name	Description
31:0	LOCAL_MAC_ADDR_DW0	Bits [31:0] of the local L2 MAC address

**8.19.92Local MAC Address Dword1 (LCL\_MAC\_ADDR\_DW1)**

GMAC0 Address: 0x19000204

Access: Read/Write

Reset: 0x0

This register is available only for GE0

Bit	Bit Name	Description
31:16		
15:0	LOCAL_MAC_ADDR_DW1	Bits [47:32] of the local L2 MAC address

**8.19.93Next Hop Router MAC Address Dword0 (NXT\_HOP\_DST\_ADDR\_DW0)**

GMAC0 Address: 0x19000208

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:0	LOCAL_MAC_DST_ADDR_DW0	Bits [31:0] of the next hop router's local L2 MAC address

**8.19.94** *Next Hop Router MAC Destination Address Dword1 (NXT\_HOP\_DST\_ADDR\_DW1)*

GMAC0 Address: 0x1900020C

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:16	RES	Reserved
15:0	LOCAL_MAC_DST_ADDR_DW1	Bits [47:32] of the local L2 MAC address

**8.19.95** *Local Global IP Address 0 (GLOBAL\_IP\_ADDR0)*

GMAC0 Address: 0x19000210

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GE0 MAC.

Bit		
31:0	LOCAL_GLOBAL_IP_ADDR0	Local IP address 0 (up to 4 global IP addresses are supported)

**8.19.96** *Local Global IP Address 1 (GLOBAL\_IP\_ADDR1)*

GMAC0 Address: 0x19000214

GMAC1 Address: 0x1A000214

Access: Read/Write

Reset: 0x0

This register is available only for GE0

Bit		
31:0	LOCAL_GLOBAL_IP_ADDR1	Local IP address 1 (up to 4 global IP addresses are supported)

**8.19.97** *Local Global IP Address 2 (GLOBAL\_IP\_ADDR2)*

GMAC0 Address: 0x19000218

Access: Read/Write

Reset: 0x0

This register is available only for GE0

Bit		
31:0	LOCAL_GLOBAL_IP_ADDR2	Local IP address 2 (up to 4 global IP addresses are supported)

**8.19.98** *Local Global IP Address 3 (GLOBAL\_IP\_ADDR3)*

GMAC0 Address: 0x1900021C

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:0	LOCAL_GLOBAL_IP_ADDR3	Local IP address 3 (up to 4 global IP addresses are supported)



**8.19.99 Egress NAT Control and Status (EG\_NAT\_CSR)**

GMAC0 Address: 0x19000228

Access: Read/Write

Reset: See field description

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Reset	Description	
31:7	RES	0x0	Reserved	
6	EG_NAT_FRAG_EDIT_DISABLE	0x0	Egress NAT fragmentation packet edit disable; Disables NAT editing of the egress fragmented packet	
5:2	EG_FIELD_EDIT_MASK	0x0	Egress field edit mask; Setting these bits disables the edit of each field in the egress packet.	
			Bit [0]	Disables NAT Edit of L2 DA field in the packet
			Bit [1]	Disables NAT Edit of L2 SA field in the packet
			Bit [2]	Disables NAT Edit of IP SA field in the packet
			Bit [3]	Disables NAT Edit of L4 source port field in the packet
1	EG_LOOKUP_DATA_SWAP		Enables byte swapping of the data given by the lookup table before	
0	EG_NAT_DISABLE		Disables the egress NAT engine. Packets that are Tx DMAed transmit	

**8.19.100 Egress NAT Counter (EG\_NAT\_CNTR)**

GMAC0 Address: 0x1900022C

Access: Read-Only

Reset: 0x0

This register is available only for GE0

Bit		
31:16	EG_NAT_ERR_COUNTER	Counter indicating the number of packets that were not NAT edited
15:0	EG_NAT_DONE_COUNTER	Counter indicating the number of packets successfully NAT edited

**8.19.101 Ingress NAT Control and Status (IG\_NAT\_CSR)**

GMAC0 Address: 0x19000230

Access: Read/Write

Reset: See field description

**NOTE:** This register is available only for GEO MAC.

Bit	Bit Name	Reset	Description
31:14	RES	0x0	Reserved
13	IG_NAT_GLBL_ICMP_REQ_DRP_EN	0x0	Ingress NAT global rule ICMP request packet drop enable; When set to 1, ICMP request packets are dropped. Effective only if bit [8] of this register is set to 1.
12	IG_NAT_GLBL_ICMP_RPLY_DRP_EN	0x0	Ingress NAT global rule ICMP reply packet drop enable; When set to 1, ICMP packets that are neither request nor reply are dropped. Effective only if bit [8] of this register is set to 1.
11	IG_NAT_GLBL_TCP_ACK_DRP_EN	0x0	Ingress NAT global rule TCP SYN/ACK packet drop enable; When set to 1, any TCP packet received that fails NAT and has both the SYN and ACK flags set to 1 are dropped. Effective only if bit [8] of this
10	IG_NAT_GLBL_TCP_SYN_DRP_EN		When set to 1, any TCP packet received that fails NAT and has the SYN flag set to 1 are dropped. Effective only if bit [8] of this register is set to 1.
9	IG_NAT_GLBL_L2_DROP_EN	0x0	Ingress NAT global rule L2 drop enable; When set to 1, packets that do not match the L2 LOCAL_MAC_ADDR programmed in the “ <a href="#">Local MAC Address Dword0 (LCL_MAC_ADDR_DW0)</a> ” and “ <a href="#">Local MAC Address Dword1 (LCL_MAC_ADDR_DW1)</a> ” registers are dropped. Effective only if bit [8] of this register is set to 1.
8	IG_NAT_GLBL_RULE_EN	0x0	Ingress NAT global rule enable; Enables the basic firewall to drop packets for certain global rules based on bits [13:9] of this register
7	IG_NAT_FRAG_EDIT_DISABLE		
6	IG_L4CHECKSUM_EN	0x0	Ingress L4 checksum; Disables NAT editing of the ingress fragmented
5:2	IG_FIELD_EDIT_MASK[3:0]	0x0	Ingress field edit mask; setting the bits disables the edit of each of the
			Bit [3] Disables NAT edit of L4 dest port field in the packet
1	IG_LOOKUP_DATA_SWAP	0x0	Ingress lookup data swap; Enables byte swapping of the data given by
0	IG_NAT_DISABLE	0x1	Ingress NAT disable; Disables the ingress NAT engine. Packets that are received are DMAed without going through the NAT engine.

**8.19.102 Ingress NAT Counter (IG\_NAT\_CNTR)**

GMAC0 Address: 0x19000234

Access: Read-Only

Reset: 0x0

**NOTE:** This register is available only for GEO MAC.

Bit	Bit Name	Description
31:16	IG_NAT_ERR_COUNTER [EG_NAT_ERR_COUNTER]	Ingress NAT error counter; Counter indicating the number of packets that were not NAT edited on ingress.
15:0	IG_NAT_DONE_COUNTER [EG_NAT_DONE_COUNTER]	Ingress NAT done counter; Counter indicating the number of packets successfully NAT edited on ingress.

**8.19.103 Egress ACL Control and Status (EG\_ACL\_CSR)**

GMAC0 Address: 0x19000238

Access: Read-Only

Reset: See field description

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Reset	Description
31:1	RES	0x0	Reserved
0	EG_ACL_DISABLE	0x1	Egress ACL disable; Disables the egress ACL functionality. Default is 1.

**8.19.104 Ingress ACL Control and Status (IG\_ACL\_CSR)**

GMAC0 Address: 0x1900023C

Access: Read/Write

Reset: See field description

**NOTE:** This register is available only for GE0

Bit	Bit Name	Reset	Description
31:1			
0	IG_ACL_DISABLE	0x1	Ingress ACL disable; Disables the ingress ACL functionality. Default is 1.

**8.19.105 Egress ACL CMD0 and Action (EG\_ACL\_CMD0\_AND\_ACTION)**

GMAC0 Address: 0x19000240

Access: Read/Write

Reset: 0x0

This register is used to program the ACL table.

This register is available only for GE0

Bit	Bit Name	Description
31:21		
20:16	EG_ACL_CMD0	Egress ACL command 0;
15:14		
13:8	EG_ACL_NEP	Egress ACL next entry pointer Points to the next entry in the ACL Table this entry is linked to. Valid only if
7:4		
3	EG_ACL_ALLOW	Egress ACL allow; When set, the action associated with this entry/rule in the ACL table is to allow the packet.
2	EG_ACL_REJECT	Egress ACL reject; When set, the action associated with this entry/rule in the ACL table is to reject the packet.
1	EG_ACL_LINKED	Egress ACL linked; When set, this entry in the ACL table is linked to another entry in the table.
0	EG_ACL_RULE_HD	Egress ACL rule head; When set, this entry in the ACL table is considered the head of the rule.

**8.19.106 Egress ACL CMD1, CMD2, CMD3 and CMD4 (EG\_ACL\_CMD1234)**

GMAC0 Address: 0x19000244

Access: Read/Write

Reset: 0x0

This register is used to program the ACL table.

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:29	RES	Reserved
28:24	EG_ACL_CMD4	Egress ACL command 4: the CMD4 field of the entry in ACL table
23:21	RES	Reserved
20:16	EG_ACL_CMD3	Egress ACL command 3: the CMD4 field of the entry in ACL table
15:13	RES	Reserved
12:8	EG_ACL_CMD2	Egress ACL command 2: the CMD4 field of the entry in ACL table
7:5	RES	Reserved
4:0	EG_ACL_CMD1	Egress ACL command 1: the CMD4 field of the entry in ACL table

**8.19.107 Egress ACL OPERAND 0 (EG\_ACL\_OPERAND0)**

GMAC0 Address: 0x19000248

Access: Read/Write

Reset: 0x0

This register is used to program the ACL table.

This register is available only for GE0

Bit	Bit Name	Description
31:0	EG_ACL_OPERAND0	The lower order [31:0] bits of the Operand field of the entry in ACL table.

**8.19.108 Egress ACL OPERAND 1 (EG\_ACL\_OPERAND1)**

GMAC0 Address: 0x1900024C

Access: Read/Write

Reset: 0x0

This register is used to program the ACL table.

This register is available only for GE0

Bit	Bit Name	Description
31:0	EG_ACL_OPERAND0	The higher order [63:32] bits of the operand field of the entry in ACL table.

### 8.19.109 Egress ACL Memory Control (EG\_ACL\_MEM\_CONTROL)

GMAC0 Address: 0x19000250

Access: See field description

Reset: 0x0

This register is used to control the ACL table operations.

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Access	Description
31:15	RES	RO	Reserved
14	EG_ACL_INIT	RW	Egress ACL initialization; When set to 1, the ACL table is initialized to all 0s. Software should always initialize the ACL table before loading entries into the ACL table. This bit clears itself once initialization is done.
13	EG_ACL_GLOBAL_RULE_	RW	Egress ACL global rule valid
			0 Only individual rules determine the allow / drop of the packets
12	EG_ACL_GLOBAL_DROP		
			0 The global rule indicates whether to allow the packet, and
			1 The global rule is to drop the packets, and individual rules
11	EG_ACL_RULE_MAP_DONE		After the last entry is loaded, when hardware sets this bit to 1, it indicates that the rule mapping is done. Only when hardware sets this bit to 1, the <a href="#">“Egress ACL Control and Status”</a> register shall be set to 0 (ACL shall be enabled).
10	EG_ACL_LAST		Indicates if this is the last entry to write to the ACL table.
9	EG_ACL_ACK		When this bit is ready by software as 1, it indicates that the write or read
8	EG_ACL_TABLE_		When software sets this bit to 1 during a write to this register, the entry as pointed by the entry address is written to the ACL table with the fields taken from the earlier registers (e.g., commands or operands). When software sets this bit to 0 during a write to this register, a read from the ACL table is initiated to the entry pointed by the entry address and the entry fields are available in these registers after the ACK bit is set to 1. For write operations, software ensure all these registers and the fields of this register are correctly written.
7:6	RES	RO	Reserved
5:0	EG_ACL_ENTRY_ADDR	RW	Egress ACL entry addr; The entry address where this entry is to be loaded in the ACL table.

**8.19.110 Ingress ACL CMD0 and Action (IG\_ACL\_CMD0\_AND\_ACTION)**

GMAC0 Address: 0x19000254

Access: Read/Write

Reset: 0x0

This register is used to program the ACL table.

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:21	RES	Reserved
20:16	IG_ACL_CMD0	Ingress ACL command 0; The CMD0 field of the entry in ACL table.
15:14	RES	Reserved
13:8	IG_ACL_NEP	Ingress ACL next entry pointer; Points to the Next Entry in the ACL Table to which this entry is linked to. Valid only if bit [1] of this register is set to 1.
7:4	RES	Reserved
3	IG_ACL_ALLOW	Ingress ACL allow; When set, the action associated with this entry/rule is to allow the packet.
2	IG_ACL_REJECT	Ingress ACL reject; When set, the action associated with this entry/rule is to reject the packet.
1	IG_ACL_LINKED	Ingress ACL linked; When set, this entry in the ACL table is linked to another entry in the table.
0	IG_ACL_RULE _HD	When set, this entry in the ACL table is considered the head of the rule.

**8.19.111 Ingress ACL CMD1, CMD2, CMD3 and CMD4 (IG\_ACL\_CMD1234)**

GMAC0 Address: 0x19000258

Access: Read/Write

Reset: See field description

This register is used to program the ACL table.

This register is available only for GE0

Bit	Bit Name	Description
31:29		
28:24	IG_ACL_CMD4	Ingress ACL command 4: the CMD4 field of the entry in ACL table
23:21		
20:16	IG_ACL_CMD3	Ingress ACL command 3: the CMD4 field of the entry in ACL table
15:13		
12:8	IG_ACL_CMD2	Ingress ACL command 2: the CMD4 field of the entry in ACL table
7:5	RES	Reserved
4:0	IG_ACL_CMD1	Ingress ACL command 1: the CMD4 field of the entry in ACL table

**8.19.112 Ingress ACL OPERAND 0 (IG\_ACL\_OPERAND0)**

GMAC0 Address: 0x1900025C

Access: Read/Write

Reset: See field description

This register is used to program the ACL table.

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:0	IG_ACL _OPERAND0	Ingress ACL operand 0; The lower order [31:0] bits of the operand field of the entry in ACL table.

**8.19.113 Ingress ACL OPERAND 1 (IG\_ACL\_OPERAND1)**

GMAC0 Address: 0x19000260

Access: Read/Write

Reset: See field description

This register is used to program the ACL table.

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:0	IG_ACL_OPERAND0	Ingress ACL operand 1; The higher order [63:32] bits of the operand field of the entry in ACL table.

**8.19.114 Ingress ACL Memory Control (IG\_ACL\_MEM\_CONTROL)**

GMAC0 Address: 0x19000264

Access: Read/Write

Reset: See field description

This register is used to control the ACL table

This register is available only for GE0 MAC.

Bit	Bit Name	Access	Description
31:15	RES	RO	Reserved
14	IG_ACL_INIT	RW	Ingress ACL initialization; When set to 1, the ACL table is initialized to all 0s. Software should always initialize the ACL table before loading entries into the ACL table.
13	IG_ACL_GLOBAL_RULE_		0 Only individual rules determine the allow/drop of the packets
12	IG_ACL_GLOBAL_DROP		0 The global rule indicates whether to allow the packet, and 1 The global rule is to drop the packets, and individual rules
11	IG_ACL_RULE_MAP_DONE		After the last entry is loaded, when hardware sets this bit to 1, it indicates that the rule mapping is done. Only when hardware sets this bit to 1, the “Egress ACL Control and Status” register shall be set to 0 (ACL shall be enabled).
10	IG_ACL_LAST		Indicates if this is the last entry to write to the ACL table.
9	IG_ACL_ACK_RIG	RO	Ingress ACL acknowledge; When this bit is ready by software as 1, it indicates that the write or read operation to the ACL table is done.
8	IG_ACL_TABLE_WR	RW	Ingress ACL register write; When software sets this bit to 1 during a write to this register, the entry as pointed by the entry address is written to the ACL table with the fields taken from the earlier registers (e.g., commands or operands). When software sets this bit to 0 during a write to this register, a read from the ACL table is initiated to the entry pointed by the entry address and the entry fields are available in these registers after the ACK bit is set to 1. For write operations, software ensure all these registers and the fields of this register are correctly written.
7:6	RES	RO	Reserved
5:0	IG_ACL_ENTRY_ADDR	RW	Ingress ACL entry addr; The entry address where this entry is to be loaded in the ACL table.

**8.19.115 Ingress ACL Counter Group 0 (IG\_ACL\_COUNTER\_GRP0)**

GMAC0 Address: 0x19000268

Access: Read-Only

Reset: 0x0

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE3	Counter indicating the number of ingress packets that hit rule 3
23:16	COUNT_IG_RULE2	Counter indicating the number of ingress packets that hit rule 2
15:8	COUNT_IG_RULE1	Counter indicating the number of ingress packets that hit rule 1
7:0	COUNT_IG_RULE0	Counter indicating the number of ingress packets that hit rule 0

**8.19.116 Ingress ACL Counter Group 1 (IG\_ACL\_COUNTER\_GRP1)**

GMAC0 Address: 0x1900026C

Access: Read/Write

Reset: 0x0

This register is available only for GE0

Bit	Bit Name	Description
31:24	COUNT_IG_RULE7	Counter indicating the number of ingress packets that hit rule 7
23:16	COUNT_IG_RULE6	Counter indicating the number of ingress packets that hit rule 6
15:8	COUNT_IG_RULE5	Counter indicating the number of ingress packets that hit rule 5
7:0	COUNT_IG_RULE4	Counter indicating the number of ingress packets that hit rule 4

**8.19.117 Ingress ACL Counter Group 2 (IG\_ACL\_COUNTER\_GRP2)**

GMAC0 Address: 0x19000270

Access: Read/Write

Reset: 0x0

This register is available only for GE0

Bit	Bit Name	Description
31:24	COUNT_IG_RULE11	Counter indicating the number of ingress packets that hit rule 11
23:16	COUNT_IG_RULE10	Counter indicating the number of ingress packets that hit rule 10
15:8	COUNT_IG_RULE9	Counter indicating the number of ingress packets that hit rule 9
7:0	COUNT_IG_RULE8	Counter indicating the number of ingress packets that hit rule 8

**8.19.118 Ingress ACL Counter Group 3 (IG\_ACL\_COUNTER\_GRP3)**

GMAC0 Address: 0x19000274

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE15	Counter indicating the number of ingress packets that hit rule 15
23:16	COUNT_IG_RULE14	Counter indicating the number of ingress packets that hit rule 14
15:8	COUNT_IG_RULE13	Counter indicating the number of ingress packets that hit rule 13
7:0	COUNT_IG_RULE12	Counter indicating the number of ingress packets that hit rule 12



**8.19.119 Ingress ACL Counter Group 4 (IG\_ACL\_COUNTER\_GRP4)**

GMAC0 Address: 0x19000278

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GEO MAC.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE19	Counter indicating the number of ingress packets that hit rule 19
23:16	COUNT_IG_RULE18	Counter indicating the number of ingress packets that hit rule 18
15:8	COUNT_IG_RULE17	Counter indicating the number of ingress packets that hit rule 17
7:0	COUNT_IG_RULE16	Counter indicating the number of ingress packets that hit rule 16

**8.19.120 Ingress ACL Counter Group 5 (IG\_ACL\_COUNTER\_GRP5)**

GMAC0 Address: 0x1900027C

Access: Read/Write

Reset: 0x0

This register is available only for GEO

Bit	Bit Name	Description
31:24	COUNT_IG_RULE23	Counter indicating the number of ingress packets that hit rule 23
23:16	COUNT_IG_RULE22	Counter indicating the number of ingress packets that hit rule 22
15:8	COUNT_IG_RULE21	Counter indicating the number of ingress packets that hit rule 21
7:0	COUNT_IG_RULE20	Counter indicating the number of ingress packets that hit rule 20

**8.19.121 Ingress ACL Counter Group 6 (IG\_ACL\_COUNTER\_GRP6)**

GMAC0 Address: 0x19000280

Access: Read/Write

Reset: 0x0

This register is available only for GEO

Bit	Bit Name	Description
31:24	COUNT_IG_RULE27	Counter indicating the number of ingress packets that hit rule 27
23:16	COUNT_IG_RULE26	Counter indicating the number of ingress packets that hit rule 26
15:8	COUNT_IG_RULE25	Counter indicating the number of ingress packets that hit rule 25
7:0	COUNT_IG_RULE24	Counter indicating the number of ingress packets that hit rule 24

**8.19.122 Ingress ACL Counter Group 7 (IG\_ACL\_COUNTER\_GRP7)**

GMAC0 Address: 0x19000284

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GEO MAC.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE31	Counter indicating the number of ingress packets that hit rule 31
23:16	COUNT_IG_RULE30	Counter indicating the number of ingress packets that hit rule 30
15:8	COUNT_IG_RULE29	Counter indicating the number of ingress packets that hit rule 29
7:0	COUNT_IG_RULE28	Counter indicating the number of ingress packets that hit rule 28

**8.19.123 Ingress ACL Counter Group 8 (IG\_ACL\_COUNTER\_GRP8)**

GMAC0 Address: 0x19000288

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GEO MAC.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE35	Counter indicating the number of ingress packets that hit rule 35
23:16	COUNT_IG_RULE34	Counter indicating the number of ingress packets that hit rule 34
15:8	COUNT_IG_RULE33	Counter indicating the number of ingress packets that hit rule 33
7:0	COUNT_IG_RULE32	Counter indicating the number of ingress packets that hit rule 32

**8.19.124 Ingress ACL Counter Group 9 (IG\_ACL\_COUNTER\_GRP9)**

GMAC0 Address: 0x1900028C

Access: Read/Write

Reset: 0x0

This register is available only for GEO

Bit	Bit Name	Description
31:24	COUNT_IG_RULE39	Counter indicating the number of ingress packets that hit rule 39
23:16	COUNT_IG_RULE38	Counter indicating the number of ingress packets that hit rule 38
15:8	COUNT_IG_RULE37	Counter indicating the number of ingress packets that hit rule 37
7:0	COUNT_IG_RULE36	Counter indicating the number of ingress packets that hit rule 36

**8.19.125 Ingress ACL Counter Group 10 (IG\_ACL\_COUNTER\_GRP10)**

GMAC0 Address: 0x19000290

Access: Read/Write

Reset: 0x0

This register is available only for GEO

Bit	Bit Name	Description
31:24	COUNT_IG_RULE43	Counter indicating the number of ingress packets that hit rule 43
23:16	COUNT_IG_RULE42	Counter indicating the number of ingress packets that hit rule 42
15:8	COUNT_IG_RULE41	Counter indicating the number of ingress packets that hit rule 41
7:0	COUNT_IG_RULE40	Counter indicating the number of ingress packets that hit rule 40

**8.19.126 Ingress ACL Counter Group 11 (IG\_ACL\_COUNTER\_GRP11)**

GMAC0 Address: 0x19000294

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GEO MAC.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE47	Counter indicating the number of ingress packets that hit rule 47
23:16	COUNT_IG_RULE46	Counter indicating the number of ingress packets that hit rule 46
15:8	COUNT_IG_RULE45	Counter indicating the number of ingress packets that hit rule 45
7:0	COUNT_IG_RULE44	Counter indicating the number of ingress packets that hit rule 44

**8.19.127 Ingress ACL Counter Group 12 (IG\_ACL\_COUNTER\_GRP12)**

GMAC0 Address: 0x19000298

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GEO MAC.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE51	Counter indicating the number of ingress packets that hit rule 51
23:16	COUNT_IG_RULE50	Counter indicating the number of ingress packets that hit rule 50
15:8	COUNT_IG_RULE49	Counter indicating the number of ingress packets that hit rule 49
7:0	COUNT_IG_RULE48	Counter indicating the number of ingress packets that hit rule 48

**8.19.128 Ingress ACL Counter Group 13 (IG\_ACL\_COUNTER\_GRP13)**

GMAC0 Address: 0x1900029C

Access: Read/Write

Reset: 0x0

This register is available only for GEO

Bit	Bit Name	Description
31:24	COUNT_IG_RULE55	Counter indicating the number of ingress packets that hit rule 55
23:16	COUNT_IG_RULE54	Counter indicating the number of ingress packets that hit rule 54
15:8	COUNT_IG_RULE53	Counter indicating the number of ingress packets that hit rule 53
7:0	COUNT_IG_RULE52	Counter indicating the number of ingress packets that hit rule 52

**8.19.129 Ingress ACL Counter Group 14 (IG\_ACL\_COUNTER\_GRP14)**

GMAC0 Address: 0x190002A0

Access: Read/Write

Reset: 0x0

This register is available only for GEO

Bit	Bit Name	Description
31:24	COUNT_IG_RULE59	Counter indicating the number of ingress packets that hit rule 59
23:16	COUNT_IG_RULE58	Counter indicating the number of ingress packets that hit rule 58
15:8	COUNT_IG_RULE57	Counter indicating the number of ingress packets that hit rule 57
7:0	COUNT_IG_RULE56	Counter indicating the number of ingress packets that hit rule 56

**8.19.130 Ingress ACL Counter Group 15 (IG\_ACL\_COUNTER\_GRP15)**

GMAC0 Address: 0x190002A4

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GEO MAC.

Bit	Bit Name	Description
31:24	COUNT_IG_RULE63	Counter indicating the number of ingress packets that hit rule 63
23:16	COUNT_IG_RULE62	Counter indicating the number of ingress packets that hit rule 62
15:8	COUNT_IG_RULE61	Counter indicating the number of ingress packets that hit rule 61
7:0	COUNT_IG_RULE60	Counter indicating the number of ingress packets that hit rule 60

**8.19.131 Egress ACL Counter Group 0 (EG\_ACL\_COUNTER\_GRP0)**

GMAC0 Address: 0x190002A8

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:24	COUNT_EG_RULE3	Counter indicating the number of egress packets that hit rule 3
23:16	COUNT_EG_RULE2	Counter indicating the number of egress packets that hit rule 2
15:8	COUNT_EG_RULE1	Counter indicating the number of egress packets that hit rule 1
7:0	COUNT_EG_RULE0	Counter indicating the number of egress packets that hit rule 0

**8.19.132 Egress ACL Counter Group 1 (EG\_ACL\_COUNTER\_GRP1)**

GMAC0 Address: 0x190002AC

Access: Read/Write

Reset: See field description

This register is available only for GE0

Bit	Bit Name	Description
31:24	COUNT_EG_RULE7	Counter indicating the number of egress packets that hit rule 7
23:16	COUNT_EG_RULE6	Counter indicating the number of egress packets that hit rule 6
15:8	COUNT_EG_RULE5	Counter indicating the number of egress packets that hit rule 5
7:0	COUNT_EG_RULE4	Counter indicating the number of egress packets that hit rule 4

**8.19.133 Egress ACL Counter Group 2 (EG\_ACL\_COUNTER\_GRP2)**

GMAC0 Address: 0x190002B0

Access: Read/Write

Reset: See field description

This register is available only for GE0

Bit	Bit Name	Description
31:24	COUNT_EG_RULE11	Counter indicating the number of egress packets that hit rule 11
23:16	COUNT_EG_RULE10	Counter indicating the number of egress packets that hit rule 10
15:8	COUNT_EG_RULE9	Counter indicating the number of egress packets that hit rule 9
7:0	COUNT_EG_RULE8	Counter indicating the number of egress packets that hit rule 8

**8.19.134 Egress ACL Counter Group 3 (EG\_ACL\_COUNTER\_GRP3)**

GMAC0 Address: 0x190002B4

Access: Read/Write

Reset: See field description

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:24	COUNT_EG_RULE15	Counter indicating the number of egress packets that hit rule 15
23:16	COUNT_EG_RULE14	Counter indicating the number of egress packets that hit rule 14
15:8	COUNT_EG_RULE13	Counter indicating the number of egress packets that hit rule 13
7:0	COUNT_EG_RULE12	Counter indicating the number of egress packets that hit rule 12

**8.19.135 Egress ACL Counter Group 4 (EG\_ACL\_COUNTER\_GRP4)**

GMAC0 Address: 0x190002B8

Access: Read/Write

Reset: See field description

**NOTE:** This register is available only for GEO MAC.

Bit	Bit Name	Description
31:24	COUNT_EG_RULE19	Counter indicating the number of egress packets that hit rule 19
23:16	COUNT_EG_RULE18	Counter indicating the number of egress packets that hit rule 18
15:8	COUNT_EG_RULE17	Counter indicating the number of egress packets that hit rule 17
7:0	COUNT_EG_RULE16	Counter indicating the number of egress packets that hit rule 16

**8.19.136 Egress ACL Counter Group 5 (EG\_ACL\_COUNTER\_GRP5)**

GMAC0 Address: 0x190002BC

Access: Read/Write

Reset: See field description

This register is available only for GEO

Bit	Bit Name	Description
31:24	COUNT_EG_RULE23	Counter indicating the number of egress packets that hit rule 23
23:16	COUNT_EG_RULE22	Counter indicating the number of egress packets that hit rule 22
15:8	COUNT_EG_RULE21	Counter indicating the number of egress packets that hit rule 21
7:0	COUNT_EG_RULE20	Counter indicating the number of egress packets that hit rule 20

**8.19.137 Egress ACL Counter Group 6 (EG\_ACL\_COUNTER\_GRP6)**

GMAC0 Address: 0x190002C0

Access: Read/Write

Reset: See field description

This register is available only for GEO

Bit	Bit Name	Description
31:24	COUNT_EG_RULE27	Counter indicating the number of egress packets that hit rule 27
23:16	COUNT_EG_RULE26	Counter indicating the number of egress packets that hit rule 26
15:8	COUNT_EG_RULE25	Counter indicating the number of egress packets that hit rule 25
7:0	COUNT_EG_RULE24	Counter indicating the number of egress packets that hit rule 24

**8.19.138 Egress ACL Counter Group 7 (EG\_ACL\_COUNTER\_GRP7)**

GMAC0 Address: 0x190002C4

Access: Read/Write

Reset: See field description

**NOTE:** This register is available only for GEO MAC.

Bit	Bit Name	Description
31:24	COUNT_EG_RULE31	Counter indicating the number of egress packets that hit rule 31
23:16	COUNT_EG_RULE30	Counter indicating the number of egress packets that hit rule 30
15:8	COUNT_EG_RULE29	Counter indicating the number of egress packets that hit rule 29
7:0	COUNT_EG_RULE28	Counter indicating the number of egress packets that hit rule 28

**8.19.139 Egress ACL Counter Group 8 (EG\_ACL\_COUNTER\_GRP8)**

GMAC0 Address: 0x190002C8

Access: Read/Write

Reset: See field description

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:24	COUNT_EG_RULE35	Counter indicating the number of egress packets that hit rule 35
23:16	COUNT_EG_RULE34	Counter indicating the number of egress packets that hit rule 34
15:8	COUNT_EG_RULE33	Counter indicating the number of egress packets that hit rule 33
7:0	COUNT_EG_RULE32	Counter indicating the number of egress packets that hit rule 32

**8.19.140 Egress ACL Counter Group 9 (EG\_ACL\_COUNTER\_GRP9)**

GMAC0 Address: 0x190002CC

Access: Read/Write

Reset: See field description

This register is available only for GE0

Bit	Bit Name	Description
31:24	COUNT_EG_RULE39	Counter indicating the number of egress packets that hit rule 39
23:16	COUNT_EG_RULE38	Counter indicating the number of egress packets that hit rule 38
15:8	COUNT_EG_RULE37	Counter indicating the number of egress packets that hit rule 37
7:0	COUNT_EG_RULE36	Counter indicating the number of egress packets that hit rule 36

**8.19.141 Egress ACL Counter Group 10 (EG\_ACL\_COUNTER\_GRP10)**

GMAC0 Address: 0x190002D0

Access: Read/Write

Reset: See field description

This register is available only for GE0

Bit	Bit Name	Description
31:24	COUNT_EG_RULE43	Counter indicating the number of egress packets that hit rule 43
23:16	COUNT_EG_RULE42	Counter indicating the number of egress packets that hit rule 42
15:8	COUNT_EG_RULE41	Counter indicating the number of egress packets that hit rule 41
7:0	COUNT_EG_RULE40	Counter indicating the number of egress packets that hit rule 40

**8.19.142 Egress ACL Counter Group 11 (EG\_ACL\_COUNTER\_GRP11)**

GMAC0 Address: 0x190002D4

Access: Read/Write

Reset: See field description

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:24	COUNT_EG_RULE47	Counter indicating the number of egress packets that hit rule 47
23:16	COUNT_EG_RULE46	Counter indicating the number of egress packets that hit rule 46
15:8	COUNT_EG_RULE45	Counter indicating the number of egress packets that hit rule 45
7:0	COUNT_EG_RULE44	Counter indicating the number of egress packets that hit rule 44

**8.19.143 Egress ACL Counter Group 12 (EG\_ACL\_COUNTER\_GRP12)**

GMAC0 Address: 0x190002D8

Access: Read/Write

Reset: See field description

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:24	COUNT_EG_RULE51	Counter indicating the number of egress packets that hit rule 51
23:16	COUNT_EG_RULE50	Counter indicating the number of egress packets that hit rule 50
15:8	COUNT_EG_RULE49	Counter indicating the number of egress packets that hit rule 49
7:0	COUNT_EG_RULE48	Counter indicating the number of egress packets that hit rule 48

**8.19.144 Egress ACL Counter Group 13 (EG\_ACL\_COUNTER\_GRP13)**

GMAC0 Address: 0x190002DC

Access: Read/Write

Reset: See field description

This register is available only for GE0

Bit	Bit Name	Description
31:24	COUNT_EG_RULE55	Counter indicating the number of egress packets that hit rule 55
23:16	COUNT_EG_RULE54	Counter indicating the number of egress packets that hit rule 54
15:8	COUNT_EG_RULE53	Counter indicating the number of egress packets that hit rule 53
7:0	COUNT_EG_RULE52	Counter indicating the number of egress packets that hit rule 52

**8.19.145 Egress ACL Counter Group 14 (EG\_ACL\_COUNTER\_GRP14)**

GMAC0 Address: 0x190002E0

Access: Read/Write

Reset: See field description

This register is available only for GE0

Bit	Bit Name	Description
31:24	COUNT_EG_RULE59	Counter indicating the number of egress packets that hit rule 59
23:16	COUNT_EG_RULE58	Counter indicating the number of egress packets that hit rule 58
15:8	COUNT_EG_RULE57	Counter indicating the number of egress packets that hit rule 57
7:0	COUNT_EG_RULE56	Counter indicating the number of egress packets that hit rule 56

**8.19.146 Egress ACL Counter Group 15 (EG\_ACL\_COUNTER\_GRP15)**

GMAC0 Address: 0x190002E4

Access: Read/Write

Reset: See field description

**NOTE:** This register is available only for GE0 MAC.

Bit	Bit Name	Description
31:24	COUNT_EG_RULE63	Counter indicating the number of egress packets that hit rule 63
23:16	COUNT_EG_RULE62	Counter indicating the number of egress packets that hit rule 62
15:8	COUNT_EG_RULE61	Counter indicating the number of egress packets that hit rule 61
7:0	COUNT_EG_RULE60	Counter indicating the number of egress packets that hit rule 60



**8.19.147 Clear ACL Counters (CLEAR\_ACL\_COUNTERS)**

GMAC0 Address: 0x190002E8

Access: Read/Write

Reset: 0x0

**NOTE:** This register is available only for GEO MAC.

Bit	Bit Name	Description
31:2	RES	Reserved
1	CLEAR_EG_COUNTERS	Set to clear all the egress ACL counters; Software must write a 0 to enable the ACL counters
0	CLEAR_IG_COUNTERS	Set to clear all the ingress ACL counters Software must write a 0 to enable the ACL counters

**8.20 USB Controller Registers**

Table 8-23 summarizes the USB controller registers and the modes they support.

**Table 8-23. USB Controller Registers**

Offset	Access	Name		DEV	SPH	Page
<b>Identification Registers</b>						
Declare the slave interface presence						
0x1B000000	RO	ID	Identification		X	<a href="#">page 336</a>
0x1B000004	RO	HWGENERAL	General Hardware Parameters		X	<a href="#">page 336</a>
0x1B000008	RO	HWHOST			X	<a href="#">page 336</a>
0x1B00000C	RO	HWDEVICE	Device Hardware Parameters			<a href="#">page 337</a>
0x1B000010	RO	HWTXBUF	Tx Buffer Hardware Parameters		X	<a href="#">page 337</a>
0x1B000014	RO	HWRXBUF	Rx Buffer Hardware Parameters		X	<a href="#">page 337</a>
<b>Device/Host Timer Registers</b>						
Measure time-related activities						
0x1B000080	RW	GPTIMER0LD	General Purpose Timer 0 Load		X	<a href="#">page 337</a>
0x1B000084	Varies	GPTIMER0CTRL	General Purpose Timer 0 Control		X	<a href="#">page 338</a>
0x1B000088	RW	GPTIMER1LD	General Purpose Timer 1 Load		X	<a href="#">page 338</a>
0x1B00008C	RW	GPTIMER1CTRL	General Purpose Timer 1 Control	X	X	<a href="#">page 339</a>
<b>Device/Host Capability Registers</b>						
Specify the software limits, restrictions, and capabilities of the host/device controller implementation						
0x1B000100	RO	CAPLENGTH	Capability Register Length	X	X	<a href="#">page 339</a>
0x1B000102	RO	HCIVERSION	Host Interface Version Number		X	<a href="#">page 340</a>
0x1B000104	RO	HCSPARAMS	Host Control Structural Parameters		X	<a href="#">page 340</a>
0x1B000108	RO	HCCPARAMS	Host Control Capability Parameters		X	<a href="#">page 341</a>
0x1B000120	RO	DCIVERSION	Device Interface Version Number	X		<a href="#">page 341</a>
0x1B000122	RO	DCCPARAMS	Device Control Capability Parameters	X		<a href="#">page 341</a>



Table 8-23. USB Controller Registers (continued)<sup>[1]</sup>

Offset	Access	Name	Description	DEV	SPH	Page
<b>Device/Host Operational Registers</b>						
0x1B000140	Varies	USBCMD	USB Command	X	X	<a href="#">page 342</a>
0x1B000144	Varies	USBSTS	USB Status	X	X	<a href="#">page 344</a>
0x1B000148	RW	USBINTR	USB Interrupt Enable	X	X	<a href="#">page 346</a>
0x1B00014C	Varies	FRINDEX	USB Frame Index	X	X	<a href="#">page 348</a>
0x1B000154	RW	PERIODICLISTBASE	Frame List Base Address		X	<a href="#">page 349</a>
—	RW	DEVICEADDR	USB Device Address	X		<a href="#">page 349</a>
0x1B000158	RW	ASYNCLISTADDR	Next Asynchronous List Address		X	<a href="#">page 349</a>
—	RW	ENDPOINTLIST_				<a href="#">page 350</a>
0x1B00015C	RW	TTCTRL			X	<a href="#">page 350</a>
0x1B000160	RW	BURSTSIZE			X	<a href="#">page 350</a>
0x1B000164	RW	TXFILLTUNING	Host Tx Pre-Buffer Packet Tuning		X	<a href="#">page 351</a>
0x1B000178	RWC	ENDPTNAK				<a href="#">page 352</a>
0x1B00017C	RW	ENDPTNAKEN				<a href="#">page 352</a>
0x1B000184	Varies	PORTSC0			X	<a href="#">page 353</a>
0x1B0001A8	RW	USBMODE			X	<a href="#">page 358</a>
0x1B0001AC	RWC	ENDPTSETUPSTAT	Endpoint Setup Status			<a href="#">page 359</a>
0x1B0001B0	RWC	ENDPTPRIME				<a href="#">page 359</a>
0x1B0001B4	WC	ENDPTFLUSH	Endpoint De-Initialization			<a href="#">page 360</a>
0x1B0001B8	RO	ENDPTSTATUS				<a href="#">page 360</a>
0x1B0001BC	RWC	ENDPTCOMPLETE				<a href="#">page 361</a>
0x1B0001C0	RW	ENDPTCTRL0				<a href="#">page 361</a>
0x1B0001C4	RW	ENDPTCTRL1				<a href="#">page 362</a>
0x1B0001C8	RW	ENDPTCTRL2				<a href="#">page 362</a>
0x1B0001CC	RW	ENDPTCTRL3	Endpoint Control 3			<a href="#">page 362</a>
0x1B0001D0	RW	ENDPTCTRL4	Endpoint Control 4	X		<a href="#">page 362</a>
0x1B0001D4	RW	ENDPTCTRL5	Endpoint Control 5	X		<a href="#">page 362</a>

[1]DEV = Device Mode  
SPH = Single-Port Host

**8.20.1 Identification (ID)**

Offset: 0x1B000000

Access: Read-Only

Reset Value: 0x42FA05

Provides a simple way to determine whether the system provides the USB-HS USB 2.0 core and identifies the USB-HS USB 2.0 core and revision number.

Bit	Name	Description
31:24	RES	Reserved. Must be set to 0.
23:16	REVISION[7:0]	Core revision number
15:14	RES	Reserved. Must be set to 1.
13:8	NID[5:0]	Complement version of ID bits [5:0]
7:6	RES	Reserved. Must be set to 0.
5:0		

**8.20.2 General Hardware Parameters (HWGENERAL)**

Offset: 0x1B000004

Access: Read-Only

Reset Value: 0x22

Bit	Name	Description
31:10		
9		
8:6	PHYM	VUSB_HS_PHY_TYPE
5:4	PHYW	VUSB_HS_PHY16_8
3	R	
2:1	CLKC	VUSB_HS_CLOCK_CONFIGURATION
0		

**8.20.3 Host Hardware Parameters (HWHOST)**

Offset: 0x1B000008

Access: Read-Only

Reset Value: 0x1002001

Bit	Name	Description
31:24	TPPER	VUSB_HS_TT_PERIODIC_CONTEXTS
23:16	TTASY	VUSB_HS_TT_ASYNC_CONTEXTS
15:4	RES	Reserved. Must be set to 0.
3:1	NPORT	VUSB_HS_NUM_PORT - 1
0	HC	VUSB_HS_HOST

#### 8.20.4 Device Hardware Parameters (HWDEVICE)

Offset: 0x1B00000C

Access: Read-Only

Reset Value: 0xD

Bit	Name	Description
31:6	RES	Reserved. Must be set to 0.
5:1	DEVEP	VUSB_HS_DEV_EP
0	DC	Device capable; [0 ≥ VUSB_HS_DEV]

#### 8.20.5 Tx Buffer Hardware Parameters (HWTXBUF)

Offset: 0x1B000010

Access: Read-Only

Reset Value: 0x80060908

Bit		
31:24		
23:16	TXCHANADD	VUSB_HS_TX_CHAN_ADD
15:8		
7:0		

#### 8.20.6 Rx Buffer Hardware Parameters (HWRXBUF)

Offset: 0x1B000014

Access: Read-Only

Reset Value: 0x608

Bit		
31:16		
15:8		
7:0		

#### 8.20.7 General Purpose Timer 0 Load (GPTIMEROLD)

Offset: 0x1B000080

Contains the timer duration or load value.

Access: Read/Write

Reset Value: 0

Bit	Name	Description
31:24	RES	Reserved. Must be set to 0.
23:0	GPTLD	General purpose timer load value The value to load into the GPTCNT countdown timer on a reset action. This value in this register represents the time (in ms minus 1) for the timer duration.

### 8.20.8 General Purpose Timer 0 Control (GPTIMER0CTRL)

Offset: 0x1B000084  
Access: Read/Write  
Reset Value: 0

Contains the timer control. A data field can be queried to determine the running count value. This timer has granularity on 1  $\mu$ s and can be programmed to over 16 s. This timer supports two modes: a one-shot and a looped count. When the timer counter value goes to zero an interrupt can be generated using the timer interrupts in the USBSTS and USBINTR registers.

Bit	Name	Description
31	GPTRUN	General purpose timer run (read/write) Enables the general-purpose timer to run. Setting or clearing this bit will not have an
30	GPTRST	General purpose timer reset (write-only)
		Writing a one to this bit reloads GPTCNT with the value in GPTLD.
29:25	RES	Reserved. Must be set to 0.
24	GPTMODE	General purpose timer mode (read/write) Selects between a single-timer (one-shot) countdown and a looped countdown.
		The timer counts down to zero, generates an interrupt, and stops until the
		The timer counts down to zero, generates an interrupt, and automatically
23:0	GPTCNT	General purpose timer counter (read-only)

### 8.20.9 General Purpose Timer 1 Load (GPTIMER1LD)

Offset: 0x1B000088  
Access: Read/Write  
Reset Value: 0

See also “General Purpose Timer 0 Load (GPTIMER0LD)” on page 337.

Bit	Name	Description
31:24	RES	Reserved. Must be set to 0.
23:0	GPTLD	General purpose timer load value The value to load into the GPTCNT countdown timer on a reset action. This value in this register represents the time (in ms minus 1) for the timer duration.

### 8.20.10 General Purpose Timer 1 Control (GPTIMER1CTRL)

Offset: 0x1B00008C  
 Access: Read/Write  
 Reset Value: 0

See also “General Purpose Timer 0 Control (GPTIMER0CTRL)” on page 338.

Bit	Name	Description
31	GPTRUN	General purpose timer run (read/write) Enables the general-purpose timer to run. Setting or clearing this bit will not have an effect on the GPTCNT.
		0 Timer stop
		1 Timer run
30	GPTRST	General purpose timer reset (write-only)
		0 No action
		Writing a one to this bit reloads GPTCNT with the value in GPTLD.
29:25	RES	Reserved. Must be set to 0.
24	GPTMODE	General purpose timer mode (read/write) Selects between a single-timer (one-shot) countdown and a looped countdown.
		The timer counts down to zero, generates an interrupt, and stops until the
		The timer counts down to zero, generates an interrupt, and automatically
23:0	GPTCNT	General purpose timer counter (read-only)

### 8.20.11 Capability Register Length (CAPLENGTH)

Offset: 0x1B000100  
 Access: Read-Only  
 Reset Value: 0x40

Bit	Name	Description
31:8	RES	Reserved. Must be set to 0.
7:0	CAPLENGTH	Capability register length Indicates which offset to add to the beginning of the register base address of the operational registers (see <a href="#">Table 8-23, “Device/Host Operational Registers”</a> on <a href="#">page 335</a> )

**8.20.12 Host Interface Version Number (HCVERSION)**

Offset: 0x1B000102

Access: Read-Only

Bit	Name	Description
31:16	RES	Reserved. Must be set to 0.
15:0	HCVERSION	This two-byte register contains a BCD encoding of the EHCI revision number supported by this host controller. The most significant byte of this register represents a major revision, and the least significant byte is the minor revision.

**8.20.13 Host Control Structural Parameters (HCSPARAMS)**

Offset: 0x1B000104

Access: Read-Only

Bit	Name	Description	
31:28	RES	Reserved. Must be set to 0.	
27:24	N_TT	Number of transaction translators Indicates the number of embedded transaction translators associated with the	
23:20	N_PTT	Number of ports per transaction translator Indicates the number of ports assigned to each transaction translator within the	
19:17	RES	Reserved. Must be set to 0.	
16	PI	Port indicator Indicates whether ports support port indicator control. This field is always set to 1, so the port status and control registers include a read/writable field for controlling the	
15:12	N_CC	Number of companion controllers Indicates the number of companion controllers associated with this USB 2.0 host controller. A value larger than zero in this field indicates there are companion USB1.1 host controller(s) and port-ownership hand-offs are supported. High, Full- and Low-	
11:8	N_PCC	Number of ports per companion controller Indicates the number of ports supported per internal companion controller; used to indicate the port routing configuration to the system software.	
7:5	RES	Reserved. Must be set to 0.	
4	PPC	Port power control Indicates whether the host controller implementation includes port power control.	
		0	Indicates the ports do not have port power switches. The value of this field affects the functionality of the port power field in each port status and control register.
		1	Indicates the ports have port power switches
3:0	N_PORTS	Number of downstream ports Specifies the number of physical downstream ports implemented on this host controller. The value determines how many port registers are addressable in the operational registers (see <a href="#">Table 8-23, “Device/Host Operational Registers”</a> on <a href="#">page 335</a> ). Valid values range from 0x1–0xF. A zero in this field is undefined.	

### 8.20.14 Host Control Capability Parameters (HCCPARAMS)

Offset: 0x1B000108  
Access: Read-Only  
Reset Value: 0x0006

Identifies multiple mode control addressing capability.

Bit	Name	Description
31:16	RES	Reserved. Must be set to 0.
15:8	EECP	EHCI extended capabilities pointer (default = 0) This optional field indicates the existence of a capabilities list.
7:4	IST	Isochronous scheduling threshold; Indicates where software can reliably update the isochronous schedule relative to the current position of the executing host controller.
		bit[7] = 0 The value of the least significant three bits indicates the number of micro-frames a host controller can hold a set of isochronous data structures (one or more) before flushing the state
		Host software assumes the host controller may cache an isochronous data structure
3	RES	Reserved. Must be set to 0.
2	ASP	Asynchronous schedule park capability (default = 1) The feature can be disabled or enabled and set to a specific level by using the asynchronous schedule park mode enable and asynchronous schedule park mode count fields in the
		1 The host controller supports the park feature for high-speed queue heads in the
1	PFL	Programmable frame list flag
		0 System software must use a frame list length of 1024 elements with this host "USB Command (USBCMD)"
		1 System software can specify and use a smaller frame list and configure the host "USB Command". The frame list must always be aligned on a 4K-page boundary,
0	ADC	64-bit addressing capability; must be set to 0. 64-bit addressing capability is not supported.

### 8.20.15 Device Interface Version Number (DCIVERSION)

Offset: 0x1B000120  
Access: Read-Only

Bit	Name	Description
31:16	RES	Reserved. Must be set to 0.
15:0	DCIVERSION	The device controller interface conforms to the two-byte BCD encoding of the interface version number contained in this register.

### 8.20.16 Device Control Capability Parameters (DCCPARAMS)

Offset: 0x1B000124  
Access: Read-Only

Bit	Name	Description
31:9	RES	Reserved. Must be set to 0.
8	HC	Host capable; the controller can operate as an EHCI-compatible USB 2.0 host controller.
7	DC	Device capable; when set to 1, this controller is capable of operating as a USB 2.0 device.
6:5	RES	Reserved. Must be set to 0.
4:0	DEN	Device endpoint number Indicates the number of endpoints (0–16) built into the device controller. If this controller is not device capable, this field is zero.

## 8.20.17 USB Command (USBCMD)

Offset: 0x1B000140

Access: See field description

Reset Value: 00080B00h (host mode)  
00080000h (device mode)

Bit	Name	Description		
31:24	RES	Reserved. Must be set to zero.		
23:16	ITC	RW	Interrupt threshold control System software uses this field to set the max. rate the host/device controller issues interrupts at. ITC contains the maximum interrupt interval measured in micro-frames.	
			0x0	Immediate (no threshold)
			0x1	1 micro-frame
			0x2	2 micro-frames
15	FS2	RW /RO	“Host Control Structural is set to one. Specifies the size of the frame “USB Frame Index (FRINDEX)” on to use for the frame list current index. This field is made up of bits [15, 3:2] of	
14	ATDT W	RW	Add dTD tripwire (device mode only) Used as a semaphore to ensure the to proper addition of a new dTD to an active (primed) endpoint’s linked list. This bit is set and cleared by software. This bit shall also be cleared by hardware when its state machine is hazard region for which adding a dTD	
13	SUTW	RW	Setup tripwire (device mode only) Used as a semaphore to ensure the 8-byte setup data payload is extracted from a QH by the DCD without being corrupted. If the setup lockout mode is off, a hazard exists when new setup data arrives while the DCD is copying the setup data payload from the QH for a previous setup packet. This bit is set and cleared by software and cleared by hardware when a hazard exists.	
12	RES	Reserved. Must be set to zero.		
11	ASPE	RW /RO	Asynchronous schedule park mode enable (Host mode only) If the asynchronous park capability bit in the register “Host Control Structural Parameters (HCSPARAMS)” is a one, this bit defaults to 0x1 and is read/write. Otherwise the bit must be a zero and is RO. Software uses this bit to enable or disable park mode.	
			0	Park mode is disabled
			1	Park mode is enabled
10	RES	Reserved. Must be set to zero.		



Bit	Name	Description					
9	ASP1	RW	Asynchronous schedule park mode count (optional)				
8	ASP0	/RO	<p>If the asynchronous park capability bit in the register “<a href="#">Host Control Structural Parameters (HCSPARAMS)</a>” is a one, this field defaults to 0x3 and is read/write. Otherwise it defaults to zero and is RO.</p> <p>Contain a count of the number of successive transactions the host controller is allowed to execute from a high-speed queue head on the asynchronous schedule before continuing traversal of the asynchronous schedule. Valid values are 0x1–0x3. Software should not write a zero to this bit when park mode is enabled.</p>				
7	RES	Reserved. Must be set to zero.					
6	IAA	RW	<p>Interrupt on asynchronous advance doorbell (host mode only)</p> <p>Used as a doorbell by software to tell the host controller to issue an interrupt the next time it advances asynchronous schedule. Software must write a 1 to this bit to ring the doorbell. When the host controller has evicted all appropriate cached schedule states, it sets the interrupt on the asynchronous advance status bit in the register “<a href="#">USB Status</a>” . If the interrupt on synchronous advance enable bit in the register “<a href="#">USB</a>” is set to one, the host controller asserts an interrupt at</p> <p>The host controller sets this bit to zero after setting the interrupt on the synchronous to one. Software should not</p>				
5	ASE	RW	<p>Asynchronous schedule enable (host mode only)</p> <p>“<a href="#">Next Asynchronous List Address (ASYNCLISTADDR)</a>”</p>				
4	PSE	RW	<p>Periodic schedule enable (host mode only)</p> <p>“<a href="#">Frame List Base Address (PERIODICLISTBASE)</a>” on</p>				
3	FS1						
2	FS0						
1	RST	RW	<p>Controller reset (RESET)</p> <p>Software uses this bit to reset the controller. This bit is set to zero by the host/device controller when the reset process is complete. Software cannot terminate the reset</p> <table><tr><td>Host</td><td>When this bit is set by software, the host controller resets internal pipelines, timers, etc. to the initial values. Any transaction in progress on USB is immediately terminated. A USB reset is not driven on downstream ports. SW “<a href="#">USB Status</a>”</td></tr><tr><td>Device</td><td>When software writes a 1 to this bit, the device controller resets internal pipelines, timers, etc. to the initial values. Writing a 1 to this bit when the device is in the attached state is not recommended. To ensure the device is not in attached state before initiating a device controller reset, primed endpoints must be flushed and the run/stop bit [0] set to 0.</td></tr></table>	Host	When this bit is set by software, the host controller resets internal pipelines, timers, etc. to the initial values. Any transaction in progress on USB is immediately terminated. A USB reset is not driven on downstream ports. SW “ <a href="#">USB Status</a> ”	Device	When software writes a 1 to this bit, the device controller resets internal pipelines, timers, etc. to the initial values. Writing a 1 to this bit when the device is in the attached state is not recommended. To ensure the device is not in attached state before initiating a device controller reset, primed endpoints must be flushed and the run/stop bit [0] set to 0.
Host	When this bit is set by software, the host controller resets internal pipelines, timers, etc. to the initial values. Any transaction in progress on USB is immediately terminated. A USB reset is not driven on downstream ports. SW “ <a href="#">USB Status</a> ”						
Device	When software writes a 1 to this bit, the device controller resets internal pipelines, timers, etc. to the initial values. Writing a 1 to this bit when the device is in the attached state is not recommended. To ensure the device is not in attached state before initiating a device controller reset, primed endpoints must be flushed and the run/stop bit [0] set to 0.						
0	RS	RW	<p>Run/Stop (1 = Run, 0 = stop (default))</p> <table><tr><td>Host</td><td>When set to a 1, the host controller proceeds with the schedule and continues as long as this bit is set to 1. When this bit is set to 0, the host controller completes the current transaction on the USB then halts. The <a href="#">HCHalted</a> bit in the register “<a href="#">USB Status (USBSTS)</a>” indicates when the host controller has completed the transaction and stopped. Software should not write a one to this field unless the host controller is stopped.</td></tr><tr><td>Device</td><td>Writing a 1 to this bit causes the device controller to enable a pull-up on D+ and initiates an attach event. This bit is not connected to pull-up enable, as the pull-up becomes disabled on transitioning to high-speed mode. This bit to prevents an attach event before the device controller is properly initialized. Writing a 0 causes a detach event.</td></tr></table>	Host	When set to a 1, the host controller proceeds with the schedule and continues as long as this bit is set to 1. When this bit is set to 0, the host controller completes the current transaction on the USB then halts. The <a href="#">HCHalted</a> bit in the register “ <a href="#">USB Status (USBSTS)</a> ” indicates when the host controller has completed the transaction and stopped. Software should not write a one to this field unless the host controller is stopped.	Device	Writing a 1 to this bit causes the device controller to enable a pull-up on D+ and initiates an attach event. This bit is not connected to pull-up enable, as the pull-up becomes disabled on transitioning to high-speed mode. This bit to prevents an attach event before the device controller is properly initialized. Writing a 0 causes a detach event.
Host	When set to a 1, the host controller proceeds with the schedule and continues as long as this bit is set to 1. When this bit is set to 0, the host controller completes the current transaction on the USB then halts. The <a href="#">HCHalted</a> bit in the register “ <a href="#">USB Status (USBSTS)</a> ” indicates when the host controller has completed the transaction and stopped. Software should not write a one to this field unless the host controller is stopped.						
Device	Writing a 1 to this bit causes the device controller to enable a pull-up on D+ and initiates an attach event. This bit is not connected to pull-up enable, as the pull-up becomes disabled on transitioning to high-speed mode. This bit to prevents an attach event before the device controller is properly initialized. Writing a 0 causes a detach event.						

**8.20.18 USB Status (USBSTS)**

Offset: 0x1B000144

Access: See field description

Reset Value: 0

Indicates various states of the host/device controller and pending interrupts. This register does not indicate status resulting from a transaction on the serial bus. Software clears some bits in this register by writing a 1 to them.

Bit	Name	Description
31:26	RES	Reserved. Must be set to zero.
25	TI	RWC General purpose timer interrupt 1 Set when the counter in the register <a href="#">“General Purpose Timer 1 Control (GPTIMER1CTRL)”</a> on <a href="#">page 339</a> transitions to zero. Write-one-to-clear.
24	TI0	RWC General purpose timer interrupt 0 <a href="#">“General Purpose Timer 0 Control”</a> transitions to zero. Write-one-to-clear.
23:20	RES	Reserved. Must be set to zero.
19	UPI	RWC USB host periodic interrupt Set by the host controller when the cause of an interrupt is a completion of a USB transaction where the transfer descriptor (TD) has an interrupt on complete (IOC) bit  This bit is also set by the host controller when a short packet (the actual number of bytes received was less than the expected number of bytes) is detected and the packet
18	UAI	RWC USB host asynchronous interrupt Set by the host controller when the cause of an interrupt is a completion of a USB transaction where the TD has an interrupt on complete (IOC) bit set AND the TD was  This bit is also set by the host controller when a short packet (the actual number of bytes received was less than the expected number of bytes) is detected and the packet
17	RES	Reserved. Must be set to zero.
16	NAKI	RO Set by hardware when for one endpoint, both the Tx/Rx endpoint NAK bit and the corresponding Tx/Rx endpoint NAK enable bit are set. Automatically cleared by
15	AS	RO Reports the real status of the asynchronous schedule (host mode only) The host controller is not required to immediately disable or enable the asynchronous schedule when software transitions the asynchronous schedule enable bit in the . When this bit and the asynchronous schedule enable bit are the same value, the asynchronous schedule is either enabled (1) or disabled (0 = Default).
14	PS	RO Reports the real status of the periodic schedule (host mode only) The host controller is not required to immediately disable or enable the periodic schedule when software transitions the periodic schedule enable bit in the register <a href="#">“USB Command (USBCMD)”</a> . When this bit and the periodic schedule enable bit are the same value, the periodic schedule is either enabled (1) or disabled (0 = Default).
13	RCL	RO Reclamation (host mode only) Used to detect an empty asynchronous schedule.
12	HCH	RO HCHaIted (host mode only) This bit is a zero whenever the run/stop bit in the register <a href="#">“USB Command (USBCMD)”</a> is set to one. The host controller sets this bit to one (default setting) after it has stopped executing because the run/stop bit is set to 0, either by software or by the host controller hardware.

Bit	Name	Description	
11	RES	Reserved. Must be set to zero.	
10	ULPII	RWC	ULPI interrupt Only present in designs where the configuration constant VUSB_HS_PHY_ULPI = 1.
9	RES	Reserved. Must be set to zero.	
8	SLI	RWC	DCSuspend When a device controller enters a suspend state from an active state, this bit is set to 1. Cleared by the device controller upon exiting from a suspend state. Write-one-to-clear.
7	SRI	RWC	Start-of-(micro-)frame (SOF) received When the device controller detects a SOF, this bit is set to 1. When a SOF is late, the device controller automatically sets this bit to indicate that an SOF was expected, thus this bit is set about every 1 ms in device FS mode and every 125 ms in HS mode, and synchronized to the received SOF. Because the device controller initializes to FS before connect, this bit is set at an interval of 1 ms during the prelude to connect and chirp. Write-one-to-clear.
6	URI	RWC	USB reset received (device controller only) When the device controller detects a USB Reset and enters the default state (0), this bit
5	AAI	RWC	Interrupt on asynchronous advance (Host mode only) System software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by writing a 1 to the interrupt on “USB Command (USBCMD)”.
4	RES	Reserved. Must be set to zero.	
3	FRI	RWC	Frame list rollover (Host mode only) The host controller sets this bit to a 1 when the frame list index rolls over from its maximum value to 0. The exact value at which the rollover occurs depends on frame list size, e.g. if the size (as programmed in the frame list size field of the register “USB FRINDEX [13]”) is 1024, the frame index register rolls over every time FRINDEX [13] toggles. Similarly, if the size is 512, the host controller sets this bit to 1
2	PCI	RWC	Port change detect
		Host	The host controller sets this bit to 1 when on any port, a connect status or a port enable/disable change occurs, or the force port resume bit is set as the
		Device	The device controller sets this bit to 1 when the port controller enters full- or high-speed operational state. When the port controller exits full- or high-speed operation states due to reset or suspend events, the notification mechanisms are the USB Reset Received bit and the DCSuspend bits respectively. Write-one-to-clear.
1	UEI	RWC	USB error interrupt When completion of a USB transaction results in an error condition, this bit along with the USBINT bit is set by the host/device controller if the TD on which the error interrupt occurred also had its interrupt on complete (IOC) bit set. Write-one-to-clear.
0	UI	RWC	USB interrupt Set by the host/device controller when the cause of an interrupt is a completion of a USB transaction where the TD has an interrupt on complete (IOC) bit set. Also set by the host/device controller when a short packet (the actual number of bytes received was less than the expected number of bytes) is detected. Write-one-to-clear.

**8.20.19 USB Interrupt Enable (USBINTR)**

Offset: 0x1B000148  
 Access: Read/Write  
 Reset Value: 0

Interrupts to software are enabled with this register. An interrupt is generated when a bit is set and the corresponding interrupt is active. The “USB Status (USBSTS)” register still shows interrupt sources even if they are disabled by this register, allowing polling of interrupt events by software.

Bit	Name	Description
31:26	RES	Reserved. Must be set to zero.
25	TIE1	General purpose timer interrupt enable 1; when enabled:
		= 1      GPTINT1 = 1      Issues an interrupt at acknowledged by software clearing the general purpose timer interrupt 1 bit.
24	TIE0	General purpose timer interrupt enable 0; when enabled:
		= 1      GPTINT0 = 1      Issues an interrupt at acknowledged by software clearing the general purpose timer interrupt 0 bit.
23:20	RES	Reserved. Must be set to zero.
19	UPIE	USB host periodic interrupt enable; when enabled:
		= 1      USBHSTPERINT = 1      Issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing
18	UAIE	USB host asynchronous interrupt enable; when enabled:
		Issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USB host asynchronous interrupt bit.
17	RES	Reserved. Must be set to zero.
16	NAKE	NAK interrupt enable. Set by software if it wants to enable the hardware interrupt for
		<b>This bit:</b> <b>USBSTS bit:</b> <b>Interrupt:</b> = 1      NAKI = 1      A hardware interrupt is generated.
15:11	RES	Reserved. Must be set to zero.
10	ULPIE	ULPI enable; when enabled:
		<b>This bit:</b> <b>USBSTS bit:</b> <b>Device Controller:</b> = 1      ULPII = 1      Issues an interrupt acknowledged by software writing a one to the ULPI interrupt bit.
9	RES	Reserved. Must be set to zero.

Bit	Name	Description
8	SLE	DC suspend interrupt enable; when enabled: When this bit is 1, and the bit in the register “ <a href="#">USB Status (USBSTS)</a> ” transitions, the device controller issues an interrupt acknowledged by software DCSuspend bit.
		<b>This bit:</b> <b>USBSTS bit:</b> <b>Device Controller:</b>
		= 1      SLI = 1      Issues an interrupt acknowledged by software writing a one to the DCSuspend bit.
7	SRE	SOF received enable; when enabled:
		<b>This bit:</b> <b>USBSTS bit:</b> <b>Device Controller:</b>
		= 1      SRI = 1      Issues an interrupt acknowledged by software clearing the interrupt on the SOF received bit.
6	URE	USB reset enable; when enabled:
		URI = 1      Issues an interrupt acknowledged by software
5	AAE	Interrupt on asynchronous advance enable; when enabled:
		AAI = 1      Issues an interrupt acknowledged by software clearing the interrupt on the asynchronous advance
4	SEE	System error enable; when enabled:
		SEI = 1      Issues an interrupt acknowledged by software
3	FRE	Frame list rollover enable (host controller only); when enabled:
		FRI = 1      Issues an interrupt acknowledged by software clearing the frame list rollover bit.
2	PCE	Port change detect enable; when enabled:
		PCE = 1      Issues an interrupt acknowledged by software clearing the port change detect bit.
1	UEE	USB error interrupt enable; when enabled:
		<b>This bit:</b> <b>USBSTS bit:</b> <b>Host/Device Controller:</b>
		= 1      USBERRINT = 1      Issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USB error interrupt bit.
0	UE	USB interrupt enable; when enabled:
		<b>This bit:</b> <b>USBSTS bit:</b> <b>Host/Device Controller:</b>
		= 1      USBINT = 1      Issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USB interrupt bit.

### 8.20.20 USB Frame Index (FRINDEX)

Offset: 0x1B00014C

Access: Read/Write (host mode)

Read-Only (device mode)

Reset Value: Undefined (free-running counter)

Used by the host controller to index the periodic frame list. The register updates every 125 ms (once each micro-frame). Bits [N:3] are used to select a particular entry in the periodic frame list during periodic schedule execution. The number of bits used for the index depends on the size of the frame list as set by system software in the frame list size field in the register “[USB Command \(USBCMD\)](#)”

[page 342](#). This register must be written as a DWord. Byte writes produce undefined results.

This register cannot be

Controller is in the halted state. A write to this register while the run/stop bit is set to a one produces undefined results. Writes to this register also affect the SOF value.

In device mode this register is read only and, the device controller updates the FRINDEX [13:3] register from the frame number indicated by the SOF marker. Whenever a SOF is received by the USB bus, FRINDEX [13:3] is checked against the SOF marker. If FRINDEX [13:3] is different from the SOF marker, FRINDEX [13:3] is set to the SOF value and FRINDEX [2:0] is set to 0 (i.e., SOF for 1 ms frame). If FRINDEX [13:3] is equal to the SOF value, FRINDEX [2:0] increments (i.e., SOF for 125-μs micro-frame.)

Bit	Name	Description																											
31:14	RES	Reserved. Must be written to 0.																											
13:0	FRINDEX	<p>Frame index</p> <p>The value, in this register, increments at the end of each time frame (micro-frame). Bits :3] are used for the frame list current index, thus each location of the frame list is accessed 8 times (frames or micro-frames) before moving to the next index.</p> <p>In device mode the value is the current frame number of the last frame transmitted. It is</p> <p>are based on the value of the frame list size field in the register “<a href="#">USB</a></p> <table> <tr> <th></th><th></th><th>Elements <i>N</i></th></tr> <tr> <td></td><td></td><td>12</td></tr> <tr> <td></td><td></td><td>11</td></tr> <tr> <td></td><td></td><td>10</td></tr> <tr> <td>011</td><td>128</td><td>9</td></tr> <tr> <td>100</td><td>64</td><td>8</td></tr> <tr> <td>101</td><td>32</td><td>7</td></tr> <tr> <td>110</td><td>16</td><td>6</td></tr> <tr> <td>111</td><td>8</td><td>5</td></tr> </table>			Elements <i>N</i>			12			11			10	011	128	9	100	64	8	101	32	7	110	16	6	111	8	5
		Elements <i>N</i>																											
		12																											
		11																											
		10																											
011	128	9																											
100	64	8																											
101	32	7																											
110	16	6																											
111	8	5																											

### 8.20.21 Frame List Base Address (*PERIODICLISTBASE*)

Offset: 0x1B000154

Access: Read/Write (writes must be DWord)

Reset Value: 0

Bit	Name	Description
31:12	PERBASE	Contains the beginning address of the periodic frame list in the system memory. HCD loads this register prior to starting the schedule execution by the host controller. The memory structure referenced by this physical memory pointer is assumed to be 4-Kb aligned. The contents of this register are combined with the frame index register (FRINDEX) to enable the host controller to step through the periodic frame list in sequence. (Host mode only)
11:0	RES	Reserved. Must be written to zero.

### 8.20.22 USB Device Address (*DEVICEADDR*)

Access: Read/Write

Reset Value: 0

Bit	Name	Description
31:25	USBADR	USB device address After any controller reset or a USB reset, the device address is set to the default address (0). The default address will match all incoming addresses. Software shall reprogram the address after receiving a SET_ADDRESS descriptor.
24	USBADRA	Device address advance (default=0)  When this bit is written to 1 at the same time or before USBADR (bits [31:25]) is written, the write to the USBADR field is staged and held in a hidden register. After an IN occurs on endpoint 0 and is ACKed, USBADR is loaded from the holding  IN is ACKed to endpoint 0 (USBADR is updated from staging register)  Note: After the status phase of the SET_ADDRESS descriptor, the DCD has 2 ms to program the USBADR field. This mechanism ensures this specification is met when the DCD can not write of the device address within 2ms from the SET_ADDRESS status phase. If the DCD writes the USBADR with USBADRA = 1 after the SET_ADDRESS data phase (before the prime of the status phase), the USBADR is programmed instantly at the correct time and meets the 2 ms USB requirement.
23:0	RES	Reserved. Must be written to zero.

### 8.20.23 Next Asynchronous List Address (*ASYNCLISTADDR*)

Offset: 0x1B000158

Access: Read/Write (writes must be DWord)

Reset Value: 0

Bit	Name	Description
31:5	ASYBASE	Link pointer low (LPL) (Host mode only) Correspond to memory address signals [31:5], respectively.
4:0	RES	Reserved. Must be written to zero.

**8.20.24 Address at Endpointlist in Memory (ENEDPOINTLIST\_ADDR)**

Access: Read/Write

Reset Value: 0

Bit	Name	Description
31:11	EPBASE	Endpoint list pointer (low) These bits correspond to memory address signals [31:11], respectively. This field references a list of up to 32 queue heads, i.e., one queue head per endpoint and direction. In device mode, this register contains the address of the top of the endpoint list in system memory. Bits [10:0] of this register cannot be modified by the system software and will always return a zero when read. The memory structure referenced by this physical memory pointer is assumed 64-byte.
10:0	RES	Reserved. Must be written to zero.

**8.20.25 TT Status and Control (TTCTRL)**

Offset: 0x1B00015C

Access: Read/Write (writes must be DWord)

Reset Value: 0

Bit	Name	Description
31	RES	Reserved. Must be written to zero.
30:24	TTHA	Internal TT hub address representation Used to match against the hub address field in queue head and SITD to determine whether the packet is routed to the internal TT for directly attached FS/LS devices. If the hub address in the queue head or SITD does not match this address, the packet is broadcast on the high speed ports destined for a downstream high speed hub with  This register contains parameters needed for internal TT operations. This register is
23:0	RES	Reserved. Must be written to zero.

**8.20.26 Programmable Burst Size (BURSTSIZE)**

Offset: 0x1B000160

Access: Read/Write (writes must be DWord)

Reset Value: 0

Bit	Name	Description
31:16	RES	Reserved. Must be written to zero.
15:8	TXPBURST	Programmable Tx burst length Represents the maximum length of the burst in 32-bit words while moving data from system memory to the USB bus. The default is the constant VUSB_HS_TX_BURST.
7:0	RXPBURST	Programmable Rx burst length Represents the maximum length of the burst in 32-bit words while moving data from the USB bus to system memory. The default is the constant VUSB_HS_RX_BURST.



### 8.20.27 Host Tx Pre-Buffer Packet Tuning (TXFILLTUNING)

Offset: 0x1B000164

Access: Read/Write (writes must be DWord)

Reset Value: See field description

Definitions:

$T_0$	Standard packet overload
$T_1$	Time for send data payload
$T_{FF}$	Time to fetch a packet into Tx FIFO up to specified level
$T_S$	Total packet flight time (send-only) packet $= T_0 + T_1$
$T_P$	Total packet time (fetch-and-send) packet $= T_{FF} + T_S + T$

Controls performance tuning associated with how the host controller posts data to the Tx latency FIFO before moving the data to the USB bus. The specific areas of performance include how much data to post into the FIFO and an estimate of how long the operation will take in the target system.

On discovery of a Tx packet (OUT/SETUP) in the data structures, the host controller checks whether  $T_P$  remains before the end of the (micro-)frame. If so, it pre-fills the Tx FIFO. If during the pre-fill operation the time remaining in the (micro-)frame is  $< T_S$ , the packet attempt ceases and the packet is tried at a later time. This condition is not an error and the host controller eventually recovers, but a note of a “back-off” occurrence is made on the scheduler health counter. When a back-off event is detected, the partial packet fetched may need to be discarded from the latency buffer to make room for periodic traffic that begins after the next SOF. Excessive back-off events can waste bandwidth and power on the system bus and thus should be minimized. Back-offs can be minimized with use of the

Bit	Name	Reset	Description
31:22	RES	0x0	Reserved. Must be written to zero.
21:16	TXFIFOTHRES	0x2	FIFO burst threshold Controls the number of data bursts posted to the Tx latency FIFO in host mode before the packet begins on to the bus. The minimum value is 2; this value should be as low as possible to maximize USB performance. A higher value can be used in systems with unpredictable latency and/or insufficient bandwidth where the FIFO may underrun because the data transferred from the latency FIFO to USB occurs before it can be replenished from system
15:13	RES	0x0	Reserved. Must be written to zero.
12:8	TXSCHEALTH	0x0	Scheduler health counter Increments when the host controller fails to fill the Tx latency FIFO to the level programmed by TXFIFOTHRES before running out of time to send the packet before the next SOF. This health counter measures how many times this occurs to aid in selecting a proper TXSCHOH. Writing to this register clears the counter and this counter maxes out at 31.
7	RES	0x0	Reserved. Must be written to zero.
6:0	TXSCHOH	0x0	Scheduler overload This register adds an additional fixed offset to the schedule time estimator described above as $T_{FF}$ . As an approximation, the value chosen for this register should limit the number of back-off events captured in the TXSCHHEALTH to less than 10 per second in a highly utilized bus. Choosing a value that is too high for this register is not desired as it can needlessly reduce USB utilization.

**8.20.28 Endpoint NAK (ENDPTNAK)**

Offset: 0x1B000178

Access: Read/Write-to-Clear

Reset Value: 0

Bit	Name	Description
31:16	EPTN	Tx endpoint NAK Each Tx endpoint has 1 bit in this field. The bit is set when the device sends a NAK handshake on a received IN token for the corresponding endpoint.
		Bit [15] Endpoint 15
		... ..
		Bit [1] Endpoint 1
		Bit [0] Endpoint 0
15:0	EPRN	Rx endpoint NAK Each Rx endpoint has 1 bit in this field. The bit is set when the device sends a NAK handshake on a received OUT or PING token for the corresponding endpoint.

**8.20.29 Endpoint NAK Enable (ENDPTNAKEN)**

Offset: 0x1B00017C

Access: Read/Write

Reset Value: 0

Bit	Name	Description
31:16	EPTNE	Tx endpoint NAK enable Each bit is an enable bit for the corresponding Tx endpoint NAK bit. If this bit is set and the corresponding Tx endpoint NAK bit is set, the NAK interrupt bit is set.
15:0	EPRNE	Rx endpoint NAK enable Each bit is an enable bit for the corresponding Rx endpoint NAK bit. If this bit is set and the corresponding Rx endpoint NAK bit is set, the NAK interrupt bit is set.
		Bit [15] Endpoint 15
		... ..
		Bit [1] Endpoint 1
		Bit [0] Endpoint 0

### 8.20.30 Port/Status Control (PORTSC0)

Offset: 0x1B000184

Access: See field description

Reset Value: 0x0

#### Host Controller

A host controller must implement one to eight port registers; the number is implemented by a instantiation of a host controller (see the register “[Host Control Structural Parameters \(HCSPARAMS\)](#)” on [page 340](#)). Software uses this information as an input parameter to determine how many ports need service. This register is only reset when power is initially applied or in response to a controller reset. The initial conditions of a port are:

- No device connected
- Port disabled

If the port has port power control, this state remains until software applies power to the port by setting port power to one.

#### Device Controller

A device controller must implement only port register one and does not support power control. Port control in device mode is only used for status port reset, suspend, and current connect status. It also initiates test mode or forces signaling and allows software to place the PHY into low power suspend mode and

Bit	Name	Access	Description		
31:30	PTS	RW/	This register bit pair is used in conjunction with the configuration constant VUSB_HS_PHY_TYPE to control which parallel transceiver interface is selected. If VUSB_HS_PHY_TYPE is set for 0–3 then this bit is read only If VUSB_HS_PHY_TYPE is set for 4–7, this bit is read/write		
29	RES	RO	Reserved		
28	PTW	RW/	Used in conjunction with the configuration constant VUSB_HS_PHY16_8 to control the data bus width of the UTMI transceiver interface. If VUSB_HS_PHY16_8 is set for 0 or 1, this bit is read only		
			This bit resets to 1 if VUSB_HS_PHY16_8 selects a default UTMI interface width		
			0Writing this bit to 0 selects the 8-bit [60MHz] UTMI interface		
			1Writing this bit to 1 selects the 16-bit [30MHz] UTMI interface		
27:26	PSPD	RO	Port speed Indicates the speed at which the port is operating. For HS mode operation in the host controller and HS/FS operation in the device controller the port routing steers data to the protocol engine. For FS and LS mode operation in the host controller, the port routing steers data to the Protocol Engine with the embedded transaction translator.		
			00Full Speed		
			01Low Speed		
			10High Speed		
			11Not used		
25	RES	RO	Reserved. Must be set to zero.		

Bit	Name	Access	Description
24	PFSC	RW	Port force full speed connect; Default = 0 (debug mode only) Setting this bit to 1 forces the port to only connect at Full Speed and disables the chirp sequence, allowing the port to identify itself as High Speed (useful for testing FS configurations with a HS host, hub or device).
23	PHCD	RW	PHY low power suspend: clock disable (PLPSCD) 0 Disables the PHY clock (Default) 1 Enables the PHY clock Reading this bit indicates the status of the PHY clock. NOTE: The PHY clock cannot be disabled if it is being used as the system clock. Device Mode The PHY can be put into Low Power Suspend – Clock Disable when the device is not running (USBCMD Run/Stop = 0) or the host has signaled suspend (PORTSC SUSPEND = 1). Low power suspend clears automatically when the host has signaled resume if using a circuit similar to that in 10. Before forcing a resume from the device, the device The PHY can be put into Low Power Suspend – Clock Disable when the downstream device has been put into suspend mode or when no downstream device is connected. Low power suspend is completely
22	WKOC	RW	Wake on over-current enable (WKOC_E) (Host mode only) 1 Sensitizes the port to over-current conditions as wake-up events
21	WKDS	RW	Wake on Disconnect Enable (WKDSCNNT_E) (Host mode only) 0 This field is zero if Port Power (PP) is zero or in device mode (Default) 1 Sensitizes the port to device disconnects as wake-up events
20	WKCEN	RW	Wake on connect enable (WKCENNT_E) (Host mode only) 0 This field is zero if Port Power (PP) is zero or in device mode (Default) 1 Sensitizes the port to device connects as wake-up events
19:16	PTC[3:0]	RW	Port test control The FORCE_ENABLE_FS and FORCE_ENABLE_LS are extensions to the test mode support. Writing the PTC field to any of the FORCE_ENABLE_{HS/FS/LS} values forces the port into the connected and enabled state at the selected speed. Writing the PTC field back to TEST_MODE_DISABLE will allow the port Note: Low speed operations are not supported as a peripheral device. Any other value than zero indicates that the port is operating in test mode. 0000 TEST_MODE_DISABLE (Default) 0001 J_STATE 0010 K_STATE 0011 SE0 (host) / NAK (device) 0100 Packet 0101 FORCE_ENABLE_HS 0110 FORCE_ENABLE_FS 0111 FORCE_ENABLE_LS 1111: Reserved 1000

Bit	Name	Access	Description	
15:14	PIC	RW	Port indicator control Writes to this field have no effect if the P_INDICATOR bit in the HCSPARAMS register is a zero. If P_INDICATOR bit is a one, then the bit is:	
			Value	Specific Test
			00	Port indicators off (Default)
			01	Amber
			10	Green
			11	Undefined
13	PO	RO	Port owner; default = 0 Port owner hand-off is not implemented in this design, therefore this bit always reads back as 0. System software uses this field to release ownership of the port to a selected host controller (in the event that the attached device is not a high-	
12	RES	RW	Reserved	
11:10	LS	RO	Line status; bit encoding is:	
			These bits reflect the current logical levels of the D+ (bit [11]) and D- (bit [10])	
				In device mode, the use of line-state by the device controller driver is
9	HSP	RO	High-speed port; see also bits [27:26], PSPD	
			0	Connected host/device is not in a high-speed mode (Default)
			1	The host/device connected to the port is in high-speed mode
8	PR	RW/	When software writes a one to this bit, the bus-reset sequence as defined in USB2.0 is started. This bit automatically changes to zero after reset.	
			Device reset from the USB bus is also indicated in the register “USB Status (USBSTS)” on page 344.	
			Host Mode: Read/Write	
			0	Port is not in reset (Default)
			1	Port is in reset

Bit	Name	Access	Description	
7	SUSP	RW/ RO	Suspend	
			Port Enabled Bit and Suspend bit of this register define the port states:	
			Bits	Port State
			0x	Disable
			10	Enable
			11	Suspend
			This field is zero if Port Power (PP) is zero in host mode.	
			Device Mode	Read-Only ■ 0=Port not in suspend state (Default) ■ 1=Port in suspend state
6	FPR	RW	Host Mode	Read/Write
			In suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Note that the bit status does not change until the port is suspended and that there may be a delay in suspending a port if there is a transaction	
			The host controller unconditionally sets this bit to zero when software sets the force port resume bit to zero. The host controller ignores a write of zero to this bit. If host software sets this bit to a one when the port is not enabled (i.e. Port enabled bit is a zero) the results are undefined.	
6	FPR	RW	Force port resume	
			After the device has been in suspend state for 5 ms or more, software must set this bit to 1 to drive resume signaling before clearing. The device controller sets this bit to one if a J-to-K transition is detected while the port is in the suspend state. The bit will be cleared when the device returns to normal operation. Also, when this bit transitions to a one because a J-to-K transition detected, the port change detect bit in	
5	OCC	RWC	Software sets this bit to one to drive resume signaling. The host controller sets this bit to one if a J-to-K transition is detected while the port is in the suspend state. When this bit transitions to a one because a J-to-K transition is detected, the port change detect bit in the register “USB Status (USBSTS)” is also set to one.	
			This bit automatically changes to zero after the resume sequence is complete. This behavior is different from EHCI where the host controller driver is required to set this bit to a zero after the resume duration is timed in the driver.	
5	OCC	RWC	Over-current change. For device-only implementations this bit shall always be 0.	
			0	(Default)
			1	This bit is set to 1 when there is a change to over-current active. Software clears this bit by writing a one to this bit position.
4	OCA	RO	Over-current active. For device-only implementations this bit shall always be 0.	
			0	This port does not have an over-current condition. This bit automatically transitions from one to zero when the over-current condition is removed. (Default)
			1	This port currently has an over-current condition

Bit	Name	Access	Description	
3	PEC	RWC	Port enable/disable change	
			0	No change (Default)
			1	Port enabled/disabled status has changed
			This field is zero if Port Power (PP) is zero.	
			Device Mode	The device port is always enabled (this bit will be zero)
			Host Mode	For the root hub, this bit gets set to a one only when a port is disabled due to disconnect on the port or due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification). Software clears this by writing a one to it.
2	PE	RW	Port enabled/disabled	
			0	Disabled (Default)
				The device port is always enabled (this bit will be one)
				Ports can only be enabled by the host controller as a part of reset and enable. Software cannot enable a port by writing a one to this field. Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by the host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and  When the port is disabled, (0b) downstream propagation of data is
1	CSC	RWC	Connect status change	
			1	Change in current connect status. Software clears this bit by writing a 1
				Indicates a change has occurred in the port's Current Connect Status. The host/device controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be 'setting' an already-set bit (i.e., the bit will remain set).
0	CCS	RO	Current connect status	
			Device Mode	■ 0 = Not attached (Default) A zero indicates that the device did not attach successfully or was forcibly disconnected by the software writing a zero to the Run bit in the register <i>“USB Command (USBCMD)”</i> on <a href="#">page 342</a> . It does not state the device being disconnected or suspended.  ■ 1 = Attached A 1 indicates that the device successfully attached and is operating in either high speed or full speed as indicated by the high speed port bit in this register.
			Host Mode	This value reflects the current state of the port, and may not correspond directly to the event that caused the connect status change bit to be set. ■ 0 = No device is present. (Default) ■ 1 = Device is present on port. This field is zero if Port Power (PP) is zero in host mode.

## 8.20.31 USB Mode (USBMODE)

Offset: 0x1B0001A8

Access: Read/Write

Reset Value: 0

Bit	Name	Description	
31:5	RES	Reserved. Must be written to zero.	
4	SDIS	Stream disable mode ■ 0 = Inactive (Default) ■ 1 = Active	
		Device Mode	Setting to a 1 disables double priming on both Rx and Tx for low bandwidth systems. This mode, when enabled, ensures that the Rx and Tx buffers are sufficient to contain an entire packet, so the usual double buffering scheme is disabled to prevent overruns/underruns in bandwidth limited systems.
			Setting to a 1 ensures that overruns/underruns of the latency FIFO are eliminated for low bandwidth systems where the Rx and Tx buffers are sufficient to contain the entire packet. Enabling stream disable also has the effect of ensuring the Tx latency is filled to capacity before the packet is
3	SLOM	Setup lockout mode In device mode, this bit controls behavior of the setup lock mechanism.	
2	ES	Endian select Can change the byte ordering of transfer buffers to match the host microprocessor bus architecture. The bit fields in the microprocessor interface and the DMA data structures (including the setup buffer within the device QH) are unaffected by the	
1:0	CM	Controller mode Controller mode is defaulted to the proper mode for host only and device only implementations. For those designs that contain both host and device capability, the controller will default to an idle state and will need to be initialized to the desired operating mode after reset. For combination host/device controllers, this register can only be written once after reset. If it is necessary to switch modes, software must reset the controller by writing to the RESET bit in the register “USB Command (USBCMD)” on page 342 before reprogramming this register.	
		Bit	Meaning
		00	Idle (Default for combination host/device)
		01	Reserved
		10	Device Controller (Default for device-only controller)
		11	Host Controller (Default for host-only controller)



### 8.20.32 Endpoint Setup Status (ENDPTSETUPSTAT)

Offset: 0x1B0001AC

Access: Read/Write-One-to-Clear

Reset Value: 0x00000000

Bit	Name	Description
31:16	RES	Reserved
15:0	ENDPTSETUPSTAT	Setup endpoint status (Device mode only) For every setup transaction received, a corresponding bit in this register is set to 1. Software must clear or acknowledge the setup transfer by writing a one to a respective bit after it has read the setup data from Queue head. The response to a setup packet as in the order of operations and total response time is crucial to limit bus time outs while the setup lock our mechanism is engaged.

### 8.20.33 Endpoint Initialization (ENDPTPRIME)

Offset: 0x1B0001B0

Access: Read/Write-One-to-Clear

Reset Value: 0x00000000

Bit	Name	Description
31:16	PETB	Prime endpoint Tx buffer (Device mode only) For each endpoint a corresponding bit is used to request that a buffer prepared for a Tx operation in order to respond to a USB IN/INTERRUPT transaction. Software should write a 1 to the corresponding bit when posting a new transfer descriptor to an endpoint. Hardware automatically uses this bit to begin parsing for a new transfer descriptor from the queue head and prepare a Tx buffer. Hardware clears this bit
15:0	PERB	Prime endpoint Rx buffer For each endpoint a corresponding bit is used to request that a buffer prepared for a Rx operation in order to respond to a USB IN/INTERRUPT transaction. Software should write a 1 to the corresponding bit when posting a new transfer descriptor to an endpoint. Hardware automatically uses this bit to begin parsing for a new transfer descriptor from the queue head and prepare a Rx buffer. Hardware clears this bit when the associated endpoint(s) are successfully primed.
	Bit [15]	Endpoint 15
	...	...
	Bit [1]	Endpoint 1
	Bit [0]	Endpoint 0

**8.20.34 Endpoint De-Initialization (ENDPTFLUSH)**

Offset: 0x1B0001B4

This register is for device mode only.

Access: Writing a 1 to a bit in this register causes the associated endpoint(s) to clear any primed buffers.

Reset Value: 0

Bit	Name	Description
31:16	FETB	Flush endpoint Tx buffer If a packet is in progress for one of the associated endpoints, that transfer continues until completion. Hardware clears this register after the endpoint flush operation.
		Bit [15] Endpoint 15
		... ..
		Bit [1] Endpoint 1
15:0	FERB	Flush endpoint Rx buffer If a packet is in progress for one of the associated endpoints, that transfer continues until completion. Hardware clears this register after the endpoint flush operation.

**8.20.35 Endpoint Status (ENDPTSTATUS)**

Offset: 0x1B0001B8

This register is for device mode only.

Access: Read-Only

Reset Value: 0

Bit	Name	Description
31:16	ETBR	Endpoint Tx buffer ready One bit for each endpoint indicates status of the respective endpoint buffer. This bit is set to a 1 by the hardware as a response to a command from a corresponding bit in <a href="#">page 359</a> . A delay always occurs between setting a bit in the ENDPTPRIME register and endpoint indicating ready. This delay time varies based upon the current USB traffic and the number of bits set in the ENDPTPRIME register. Buffer ready is cleared by USB reset,
		...
		Bit [1] Endpoint 1
		Bit [0] Endpoint 0
15:0	ERBR	Endpoint Rx buffer ready One bit for each endpoint indicates status of the respective endpoint buffer. This bit is set to a 1 by the hardware as a response to a command from a corresponding bit in the register “ <a href="#">Endpoint Initialization (ENDPTPRIME)</a> ”. A delay always occurs between setting a bit in the ENDPTPRIME register and endpoint indicating ready. This delay time varies based upon the current USB traffic and the number of bits set in the ENDPTPRIME register. Buffer ready is cleared by USB reset, by the USB DMA system, or through the ENDPTFLUSH register.
		Bit [15] Endpoint 15
		...
		Bit [1] Endpoint 1
		Bit [0] Endpoint 0

### 8.20.36 Endpoint Complete (ENDPTCOMPLETE)

Offset: 0x1B0001BC

This register is for device mode only.

Access: Read/Write-One-to-Clear

Reset Value: 0

Bit	Name	Description
31:16	ETCE	Endpoint Tx complete event Indicates a Tx event (IN/INTERRUPT) occurred and software should read the corresponding endpoint queue to determine the endpoint status. If the corresponding IOC bit is set in the transfer descriptor, this bit is set simultaneously with the register USBINTR.
		Bit [15] Endpoint 15
		...
15:0	ERCE	Endpoint Rx complete event Indicates a Rx event (IN/INTERRUPT) occurred and software should read the corresponding endpoint queue to determine the endpoint status. If the corresponding IOC bit is set in the transfer descriptor, this bit is set simultaneously

### 8.20.37 Endpoint Control 0 (ENDPTCTRL0)

Offset: 0x1B0001C0

Every device implements Endpoint0 as a

Access: Read/Write

Reset Value: 0x0080008

Bit	Name	Description
31:24	RES	Reserved. Must be written to zero.
23	TXE	Tx endpoint enable. Endpoint 0 is always enabled; this bit is always 1.
22:20	RES	Reserved. Must be written to zero.
19:18	TXT	Tx endpoint type (0 = Control). Endpoint 0 is always 0; this bit is always 0.
17	RES	Reserved. Must be written to zero.
16	TXS	Tx endpoint stall
		0 Endpoint OK (Default)
		1 Endpoint stalled
15:8	RES	Reserved. Must be written to zero.
7	RXE	Rx endpoint enable. Endpoint 0 is always enabled; this bit is always 1.
6:4	RES	Reserved. Must be written to zero.
3:2	RXT	Rx endpoint type (0 = Control). Endpoint 0 is fixed as a control endpoint; this bit is always 0
1	RES	Reserved. Must be written to zero.
0	RXS	Rx endpoint stall
		0 Endpoint OK (Default)
		1 Endpoint stalled

**8.20.38 Endpoint Control 1 (ENDPTCTRL1)**

Offset: 0x1B0001C4 (Endpoint Control 1)  
 0x1B0001C8 (Endpoint Control 2)  
 0x1B0001CC (Endpoint Control 3)  
 0x1B0001D0 (Endpoint Control 4)  
 0x1B0001D4 (Endpoint Control 5)

Access: Read/Write  
 Reset Value: 0

Bit	Name	Description
31:24	RES	Reserved. Must be written to zero.
23	TXE	Tx endpoint enable An Endpoint should be enabled only after it has been configured
22	TXR	Tx data toggle reset When a configuration event is received for this Endpoint, software must write a 1 to this bit in order to synchronize the data PIDs between the host and device.
21	TXI	Tx data toggle inhibit
20	RES	Reserved. Must be written to zero.
19:18	TXT	Tx endpoint type
17	TXD	Tx endpoint data source; should always be written to zero
16	TXS	Tx endpoint stall
15:8	RES	Reserved. Must be written to zero.
7	RXE	Rx endpoint enable
6	RXR	Rx data toggle reset When a configuration event is received for this Endpoint, software must write a 1 to this bit in order to synchronize the data PIDs between the host and device.
5	RXI	Rx data toggle inhibit
		0 PID sequencing enabled (Default)
		1 PID sequencing disabled
4:3	RES	Reserved. Must be written to zero.
2	RXT	Rx endpoint type
		00 Control
		01 Isochronous
		10 Bulk
		11 Interrupt
1	RXD	Rx endpoint data source; should always be written to zero
0	RXS	Rx endpoint stall
		0 Endpoint OK (Default)
		1 Endpoint stalled

## 8.21 Serial Flash SPI Controller Registers

Table 8-24 summarizes the serial flash SPI controller registers for the AR9341.

Table 8-24. Serial Flash SPI Controller Registers Summary

Address	Name	Description	Page
0x1FFF0000	FUNCTION_SELECT_ADDR	SPI Controller GPIO Mode Select	<a href="#">page 363</a>
0x1FFF0004	SPI_CONTROL_ADDR	SPI Address Control	<a href="#">page 363</a>
0x1FFF0008	SPI_IO_CONTROL_ADDR	SPI I/O Address Control	<a href="#">page 364</a>
0x1FFF000C	SPI_READ_DATA_ADDR	SPI Read Data Address	<a href="#">page 364</a>
0x1FFF0010	SPI_SHIFT_DATAOUT_ADDR	SPI Data to Shift Out	<a href="#">page 364</a>
0x1FFF0014	SPI_SHIFT_CNT_ADDR	SPI Content to Shift Out or In	<a href="#">page 365</a>
0x1FFF0018	SPI_SHIFT_DATAIN_ADDR		<a href="#">page 365</a>

### 8.21.1 SPI Controller GPIO Mode Select (FUNCTION\_SELECT\_ADDR)

Address: 0x1FFF0000

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:1		
0	FUNCTION_SELECT	Writing a non-zero value to this register selects the GPIO mode for the

### 8.21.2 SPI Address Control (SPI\_CONTROL\_ADDR)

Address: 0x1FFF0004

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:14	RES	Reserved
13:8	TSHSL_CNT	Minimum time for which CS has must be deasserted between two SPI transactions.
7	SPI_RELOCATE	When this bit is set, 16 MB of SPI is mapped to 0x1E00_0000.
6	REMAP_DISABLE	Disables the alias of the lower 4 MB of SPI space, enabling the ROM to boot from 0x1FC_0000 to alias to 0x1F0_0000 until software disables the aliasing.
5:0	CLOCK_DIVIDER	The clock divider is based on the AHB clock. The generated clock is $\text{AHBclock}/((\text{CLOCK\_DIVIDER}+1) * 2)$ .

**8.21.3 SPI I/O Address Control (SPI\_IO\_CONTROL\_ADDR)**

Address: 0x1FFF0008

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:19	RES	Reserved
18	IO_CS2	Chip select 2. Active low signal.
		0    Enable chip select 2
		1    Disable chip select 2
17	IO_CS1	Chip select 1. Active low signal.
16	IO_CS0	Chip select 0. Active low signal.
15:9	RES	Reserved
8	IO_	
7:1	RES	Reserved
0	IO_DO	Data out

**8.21.4 SPI Read Data Address (SPI\_READ\_DATA\_ADDR)**

Address: 0x1FFF000C

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	READ_DATA	The SPI read data is shifted in and sampled every cycle

**8.21.5 SPI Data to Shift Out (SPI\_SHIFT\_DATAOUT\_ADDR)**

Address: 0x1FFF0010

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	SHIFT_DATAOUT	The data (either CMD, ADDR, or DATA) to be shifted out every clock cycle

**8.21.6 SPI Content to Shift Out or In (SPI\_SHIFT\_CNT\_ADDR)**

Address: 0x1FFF0014

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31	SHIFT_EN	Enables shifting data out
30	SHIFT_CHNL	If set to 1, enables chip select 2
29		If set to 1, enables chip select 1
28		If set to 1, enables chip select 0
27	SHIFT_CLKOUT	Initial value of the clock signal
26	TERMINATE	When set to 1, deasserts the chip select
25:7		
6:0	SHIFT_COUNT	The number of bits to be shifted out or shifted in on the data line

**8.21.7 SPI Data to Shift In (SPI\_SHIFT\_DATAIN\_ADDR)**

Address: 0x1FFF0018

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:0	SHIFT_DATAIN	SPI read data

## Ethernet Switch Registers

This section describes the internal registers of the Ethernet Switch registers. [Table 8-25](#) summarizes the Ethernet registers for the Ethernet switch.

**Table 8-25. Ethernet Switch Registers Summary**

Address	Name	Page
0x0000–0x00FC	Global Control Registers	<a href="#">page 366</a>
0x0100–0x0124	Port Control Registers	<a href="#">page 383</a>
	PHY Registers	<a href="#">page 394</a>

## 8.22 Global Control Registers

[Table 8-26](#) summarizes the global control registers.

**Table 8-26. Global Control Register Summary**

Offset		Page
0x0000		<a href="#">page 367</a>
0x0004		<a href="#">page 367</a>
0x0008		<a href="#">page 367</a>
0x0014		<a href="#">page 368</a>
0x0018		<a href="#">page 369</a>
0x0020 — 0x0024		<a href="#">page 369</a>
0x0028		<a href="#">page 370</a>
0x002C		<a href="#">page 370</a>
0x0030		<a href="#">page 371</a>
0x0034		<a href="#">page 372</a>
0x0038		<a href="#">page 372</a>
0x003C		<a href="#">page 373</a>
0x0040 — 0x0044		<a href="#">page 374</a>
0x0050 — 0x0058	Address Table Function	<a href="#">page 374</a>
0x005C	Address Table Control	<a href="#">page 375</a>
0x0060 — 0x006C	IP Priority Mapping 2	<a href="#">page 378</a>
0x0070	Tag Priority	<a href="#">page 380</a>
0x0074	Service Tag	<a href="#">page 380</a>
0x0078	CPU Port	<a href="#">page 380</a>
0x0080	MIB Function	<a href="#">page 381</a>
0x0098	MDIO Control	<a href="#">page 381</a>
0x00B0 — 0x00B8	LED Control	<a href="#">page 382</a>



### 8.22.1 Mask Control

Address Offset: 0x0000

Access: See field description

Reset: See field description

This register can only be reset by a hardware reset.

Bit	Bit Name	Type	Reset	Description
31	SOFT_RET	WO/SC	0x0	Set to 1 for a software reset; set by the software to initiate the hardware. It should be self-cleared by the hardware after the initialization is done.
30:17	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
16	LOAD_EEPROM	RW	0x0	Load EEPROM enable. This bit is set to automatically load registers from an EEPROM. It should be cleared after the loading is complete.
15:8	DEVICE_ID	RO	0x02	Device identifier
7:0	REV_ID	RO	0x01	Revision identifier

### 8.22.2 Operational Mode 0

Address Offset: 0x0004

Access: Read/Write

Reset: 0x0

This register can only be reset by a hardware

Bit	Bit Name	Description
31:11		Reserved. Must be written with zero. Contains zeros when read.
10	MAC0_PHY_MII_EN	Set to 1 to connect mac0 to CPU through MII interface, PHY mode
9:0		

### 8.22.3 Operational Mode 1

Address Offset: 0x0008

Access: Read/Write

Reset: 0x0

This register can only be reset by a hardware

Bit		
31:29		Reserved. Must be written with zero. Contains zeros when read.
28		Set to 1 to connect phy4 to CPU through MII interface
27:1	RES	Reserved
0	MAC5_MAC_MII_RXCLK_SEL	Set to 1 to select invert clock input for port0 MAC mode, MII interface RXCLK

**8.22.4 Global Interrupt**

Address Offset: 0x0014

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:19	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
18	LOOP_CHECK_INT	RW1C	0x0	Interrupt when loop checked by hardware
17:15	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
14	HARDWARE_INI_DONE	RW1C	0x1	Interrupt when hardware memory initialization is complete
13	MIB_INI_INT	RW1C	0x1	Interrupt when MIB memory initialization is complete
12	MIB_DONE_INT	RW1C	0x0	Interrupt when MIB access by CPU is complete
11	BIST_DONE_INT	RW1C	0x0	Interrupt when BIST test is complete
10	VT_MISS_VIO_INT	RW1C	0x0	Interrupt when the VID is not found in the VLAN table
9	VT_MEM_VIO_INT	RW1C	0x0	Interrupt when the VID is in the VLAN table, but the
8	VT_DONE_INT	RW1C	0x0	Interrupt when the CPU has completed an access of the
7	QM_INI_INT	RW1C	0x1	Interrupt when the QM memory initialization is
6	AT_INI_INT	RW1C	0x1	Interrupt when the Address table initialization is
5	ARL_FULL_INT	RW1C	0x0	Interrupt when a new address is “learned” by being added to the address table, but the two addresses are
4	ARL_DONE_INT	RW1C	0x0	Interrupt when the CPU access of the Address table is
3	MDIO_DONE_INT	RW1C	0x0	Interrupt when MDIO access of the switch register is
2	PHY_INT	RW1C	0x0	Physical layer interrupt
1	EEPROM_ERR_INT	RW1C	0x0	Interrupt when an error is detected during the loading of
0	EEPROM_INT	RW1C	0x0	Interrupt when the loading of an EEPROM is complete

### 8.22.5 Global Interrupt Mask

Address Offset: 0x0018

Access: Read/Write

Reset: 0x0

Each bit in this register is corresponding to a bit in the GLOBAL INTERRUPT REGISTER.

Interrupts are allowed to be sent out when both the interrupt event and mask bit are set.

Bit	Bit Name	Type	Description
31:19	RES	RW	Reserved. Must be written with zero. Contains zeros when read.
18	LOOP_CHECK_INT_EN	RW	Enable loop check interrupt
17:15	RES	RW	Reserved. Must be written with zero. Contains zeros when read.
14	HARDWARE_INI_DONE_EN	RW	Enable interrupt when hardware memory initiation is complete
13	MIB_INI_INT_EN	RW	MIB was accessed by the CPU
12	MIB_DONE_INT_EN	RW	Enable the interrupt of MIB accesses done by CPU
11	BIST_DONE_INT_EN	RW	Enable BIST test complete interrupt
10	VT_MISS_VIO_INT_EN	RW	Interrupt when the VID of the received frame is not in the VLAN
9	VT_MEM_VIO_INT_EN	RW	Interrupt when the VID of the received frame is in the VLAN table, but the source port is not the member of the VID
8	VT_DONE_INT_EN	RW	The VLAN table was accessed by the CPU
7	QM_INI_INT_EN	RW	Enable interrupt when QM memory initiation is complete
6	AT_INI_INT_EN	RW	Enable interrupt when address table initiation is complete
5	ARL_FULL_INT_EN	RW	Interrupt when a new address to learn is in the address table, but
4	ARL_DONE_INT_EN	RW	The address table was accessed by the CPU
3	MDIO_DONE_INT_EN	RW	The MDIO access switch register was interrupted
2	PHY_INT_EN	RW	Physical layer interrupt
1	EEPROM_ERR_INT_EN	RW	Interrupt when an error occurred during load EEPROM
0	EEPROM_INT_EN	RW	Interrupt when an EEPROM load has completed

### 8.22.6 Global MAC Address

Address Offset: 0x0020, 0x0024

Access: Read/Write

Reset: See field description

These registers can only be reset by hardware.

Offset	Bit	Bit Name	Type	Reset	Description
0x0020	31:16	Reserved	RO	0x0	
	15:8	MAC_ADDR_BYTE4	RW	0x0	Station address of switch. Used as source address in pause frame or other management frames
	7:0	MAC_ADDR_BYTE5	RW	0x01	
0x0024	31:24	MAC_ADDR_BYTE0	RW	0x0	Station address of the switch, used as source address in pause frame or other management frames
	23:16	MAC_ADDR_BYTE1	RW	0x0	
	15:8	MAC_ADDR_BYTE2	RW	0x0	
	7:0	MAC_ADDR_BYTE3	RW	0x0	

### 8.22.7 Loop Check Result

Address Offset: 0x0028

Access: Read Only

Reset: 0x0

These registers can only be reset by hardware.

Bit	Bit Name	Type	Description
31:8	RES	RO	Reserved. Must be written with zero. Contains zeros when read.
7:4	PORT_NUM_NEW	RO	When hardware checked loops occur, these bits indicate MAC address new port number.
4:0	PORT_NUM_OLD	RO	When hardware checked loops occur, these bits indicate MAC address old port number.

### 8.22.8 Flood Mask

Address Offset: 0x002C

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:25	BROAD_DP	RW	0x7E	If the MAC receives broadcast frames, use these bits to
24	ARL_UNI_LEAKY_EN			0 USE LEAKY_EN bit in ARL table to control unicast frame leaky VLAN and ignore "UNI_LEAKY_EN"
				1 Ignore LEAKY_EN bit in ARL table to control unicast UNI_LEAKY_EN to control unicast frame leaky VLAN
23	ARL_MULTI_LEAKY_EN			0 Use LEAKY_EN bit in ARL table to control multicast frame leaky VLAN, and ignore MULTI_LEAKY_EN.
				1 Ignore LEAKY_EN bit in ARL table to control multicast MULTI_LEAKY_EN to control multicast frame leaky
22:16	MULTI_FLOOD_DP	RW	0x7E	If the MAC receives unknown a multicast frame which the DA is not contained in the ARL table, use these bits to determine the destination port.
15:14	RES	RO	0	Reserved. Must be written with zero. Contains zeros when read.
13:8	IGMP_JOIN_LEAVE_DP	RW	0x6	If the MAC receives an IGMP/MLD fast join or leave frame, use these bits to determine the destination port
7:6	RES	RO	0	Reserved. Must be written with zero. Contains zeros when read.
6:0	UNI_FLOOD_DP	RW	0x7E	If the MAC receives unknown unicast frames in which the DA is not contained in the ARL table, use these bits to determine the destination port

### 8.22.9 Global Control

Address Offset: 0x0030

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:30	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read.
29	RATE_DROP_EN	RW	0x1	Drop packet enable due to rate limit.
				0 Switch would use flow control to the source port due to rate limit, if the port won't stop switch will drop frame from that port.
				1 Switch will drop frames due to rate limit.
28:26	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read.
25:24	ING_RATE_TIME_SLOT			Note: If the port rate limit set to less than 96 Kbps, do not select
23:20	RELOAD_TIMER	RW	0xF	Reload EEPROM timer If the EEPROM can't be read from, the EEPROM should be reloaded when the timer is completed. The timer is set by multiplying the number here by 8 ms. If these bits are zero, the
19	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
18	BROAD_DROP_			
				0 When broadcast storm occur, switch will use flow control to the source port first, if the port will not stop, the switch will
				1 Switch will drop frames if broadcast storm occur.
17:14	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
13:0	MAX_FRAME_	RW	0x5EE	Max frame sized can be received and transmitted by MAC. If a packet's size is larger than MX_FRAME_SIZE, it will be dropped by the MAC. The value is for a normal packet. It should add 4 by MAC if VLANs are supported, add 8 for double VLANs, and add 2 for Atheros header. For Jumbo frames, the maximum frame size is 9 Kbytes.

**8.22.10 Flow Control 0**

Address Offset: 0x0034

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:24	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
23:16	GOL_XON_THRES	RW	0x60	Global-based transmit on threshold. When block memory used by all the ports is less than the value entered here, the MAC would send out a pause off frame and the link partner will start to transmit frames
15:8	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
7:0	GOL_XOFF_THRES	RW	0x90	Global-based transmit off threshold. When block memory used by all the ports is more than the value entered here, the MAC will send out a pause on frame, and the link partner will stop

**8.22.11 Flow Control 1**

Address Offset: 0x0038

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:24	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read.
23:16	PORT_XON_THRES	RW	0x16	Port-based transmit on threshold. When block memory used by one port is less than this value, the MAC will send out a pause off frame and the link partner will begin to transmit frames
15:8	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
7:0	PORT_XOFF_THRES	RW	0x20	Port-based transmit off threshold. When block memory used by one port is more than this value, the MAC will send out a pause on frame and the link partner will stop transmitting frames

## 8.22.12 QM Control

Address Offset: 0x003C

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:28	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read.
27:24	IGMP_JOIN_STATUS	RW	—	Use for IGMP packet learn in ARL table, define the status
				0 Indicates entry is empty
				7:1 Indicates entry is dynamic and valid
				14:8 Reserved
23	IGMP_JOIN_LEAKY_EN	RW	0x1	IGMP join address leaky VLAN enable.
				0 IGMP join address should clear the LEAKY_EN bit in ARL table
				1 IGMP join address should set the LEAKY_EN bit in ARL table
22	IGMP_JOIN_NEW_EN	RW	0	Enable hardware. Add a new address to ARL table when IGMP/MLD join frame are received and remove address from ARL when IGMP/
21	ACL_EN	RW	0x0	ACL rule enable. If this bit is set to zero, ACL check is disable.
20	PPPOE_REDIRECT_EN	RW	0x0	Enable sending PPPoE discovery frames to the CPU. If this bit is set to 1, PPPoE discovery frames are sent to the CPU port. If this bit is set to 0, PPPoE discovery frames are transmitted as normal frames
19	IGMP_V3_EN	RW	0x0	Set to 1 for hardware to acknowledge IGMP v3 frame and MLD v2 frame, and multicast address can join or leave hardware
18	IGMP_JOIN_PRIORITY_REMAP_EN	RW	0x0	Use for IGMP packet learning in ARL table. Defines DA priority remap
17:16	IGMP_JOIN_PRIORITY	RW	0x0	Use for IGMP packet learning in ARL table. Defines the DA priority
15	ARP_EN	RW	0x0	ARP frame acknowledge enable
14	ARP_REDIRECT_EN	RW	0x0	Used to denote the destination of the redirected ARP frame
13	RIP_COPY_EN	RW	0x0	Choose to copy or not copy the RIP v1 frame
12	EAPOL_REDIRECT_EN			
11	IGMP_COPY_EN	RW	0x0	Used to process the IGMP/MLD frames
				0 QM will copy IGMP/MLD frames to the CPU port
				1 QM will redirect IGMP/MLD frames to the CPU port
10	PPPOE_EN	RW	0x0	Set to 1 to enable hardware acknowledgement of PPPoE frames
9:7	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
6	MANAGE_VLAN_VIO_DROP_EN	RW	0x1	Used to configure management frames if a VLAN violation occurs
				0 Management frames are transmitted out if a VLAN violation occurs
				1 Management frames should be dropped if a VLAN violation occurs
5:0	FLOW_DROP_CNT	RW	0xE	Max free queue could be use after the port has been flow control. Then packets should be drop except the highest priority. Default value 0xE is set to normal packets which length is no more than 1518 bytes. For jumbo frame, 0x21 is commanded.

**8.22.13 VLAN Table Function 0**

Address Offset: 0x0040

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Type	Description
31	VT_PRI_EN	RW	When VT_PRI_EN is set, then VT_PRI will replace the VLAN priority in the frame as its QoS classification
30:28	VT_PRI	RW	When VT_PRI_EN is set, the VT_PRI will replace VLAN priority in the frame as its QoS classification
27:16	VID	RW	VLAN ID to be added or purged
15:12	RES	RO	Reserved. Must be written with zero. Contains zeros when read
11:8	VT_PORT_NUM	RW	Port number to be removed
7:4	RES	RO	Reserved. Must be written with zero. Contains zeros when read
3	VT_BUSY	RW	VLAN table is busy. This bit must be set to 1 to start a VT operation and cleared to 0 after the operation is done. If this bit is set to 1, the CPU can
2:0	VT_FUNC	RW	VLAN table operation control
			011 Load an entry. If these bits are set, the CPU will load an entry form
			011 Purge an entry. If these bits are set, the CPU will purge an entry
			100 Remove a port form the VLAN table. The port number which will
			If VID is 12'b0 and VT_BUSY is set by software, hardware will
			If VID is 12'b0 and VT_Busy is reset by hardware, then there is no

**8.22.14 VLAN Table Function 1**

Address Offset: 0x0044

Access: Read/Write

Reset 0x0

Bit	Bit Name	Type	Description
31:12	Reserved	RO	Reserved. Must be written with zero. Contains zeros when read
11	VT_VALID	RW	Used to indicate the validity for the VLAN table
			0 Indicates the entry is empty
			1 Indicates entry is valid
10:7	Reserved	RO	Reserved. Must be written with zero. Contains zeros when read
6:0	VID_MEM	RW	VID member in the VLAN table. These bits are used to indicate which ports are members of the VLAN. Bit 0 is assigned to port0, 1 to port1, 2, to port2, and so on.



**8.22.15 Address Table Function 0**

Address Offset: 0x0050

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Type	Description
31:24	AT_ADDR_BYTE4	RW	Byte 4 of the address
23:16	AT_ADDR_BYTE5	RW	The last byte of the address
15:13	RES	RO	Reserved. Must be written with zero. Contains zeros when read
12	AT_FULL_VIO	RW1C	ARL table-full violation. This bit is set to 1 if the ARL table is full when the CPU wants to add a new entry to the ARL table; it can also be set to 1 if the ARL table is empty when the CPU wants to purge an entry to the ARL table.
11:8	AT_PORT_NUM	RW	Port number to be flushed. If AT_FUNC is set to 101, lookup module must flush all the unicast entries for the port (or flush the port from the ARL
7:5	RES	RO	Reserved. Must be written with zero. Contains zeros when read
4	FLUSH_STATIC_EN	RW	Used to select dynamic or static ACL entries
			0 When AT_FUNC is set to 101, only dynamic entries in the ARL table
			1 When AT_FUNC is set to 101, all static entries in the ARL table can
3	AT_BUSY	RW	Address table busy. This bit must be set to 1 to start an AT operation and cleared to 0 when the operation is complete. If this bit is set to 1, the CPU
2:0	AT_FUNC	RW	Address table function
			010 Load an entry. If these bits are set to 3'b010, the CPU will load an
			011 Purge an entry. If these bits are set, the CPU will purge an entry from
			110 Get the next valid or static entry in the ARL table If the address and AT_STATUS are all zero, the hardware will search If the address and AT_STATUS is not zero, the hardware will search If hardware returns with the address and AT_STATUS all zero, there is no next valid entry in the ARL table.
			111 Search MAC address

**8.22.16 Address Table Function 1**

Address Offset: 0x0054

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Type	Description
31:24	AT_ADDR_BYTE0	RW	The first byte of the address to operate. This byte is the highest byte of the MAC address for the MSB.
23:16	AT_ADDR_BYTE1	RW	The second byte of the address
15:8	AT_ADDR_BYTE2	RW	The third byte of the address
7:0	AT_ADDR_BYTE3	RW	The fourth byte of the address

**8.22.17 Address Table Function 2**

Address Offset: 0x0058

Access: Read/Write

Reset: 0x0

Bit	Bit Name	RW	Description
31:27	RES	RO	Reserved. Must be written with zero. Contains zeros when read
26	COPY_TO_CPU	RW	Set to 1 so packets received with this address will be copied to the CPU port
25	REDIRECT_TO_CPU	RW	Set to 1 so packets received with this address will be redirected to the CPU port. If no CPU is connected to the switch, this packet will be discarded
24	LEAKY_EN	RW	Setting this bit to 1 enables leaky VLANs for this MAC address. This bit can be used for unicast and multicast frames, control by ARL_UNI_LEAKY_EN and ARL_MULTI_LEAKY_EN
23:20		RO	Reserved. Must be written with zero. Contains zeros when read
19:16	AT_STATUS	RW	Destination address status, associated to STATUS bits in the
			15 Indicates entry is static and won't be aged out or changed
15	MAC_CLONE	RW	MAC clone address. Set to 1 to clone this MAC address. CPU cannot age-out. Other ports learn and age as normal. If DA and VID result is CPU port,
14	SA_DROP_EN	RW	SA drop enable Drop packet enable when source address in this entry. If this bit is set to 1, the packet with an Source Address (SA) of this entry will be
13	MIRROR_EN	RW	Port mirror enable
			0 Indicates packet will be sent only to the destination port
			1 Indicates packets will be sent to the mirror port and the
12	AT_PRIORITY_EN	RW	DA priority enable Set to 1 to indicate AT_PRIORITY can override any other priority determined by the frame's data
11:10	AT_PRIORITY	RW	DA priority These priority bits can be used as a frame's priority when AT_PRIORITY_EN is set to one.
9	HASH_HIGH_ADDR	RW	MAC hash address max bit, used for CPU_FUNC (get next valid)
8	CROSS_PORT_STATE_EN	RW	Set to 1 to enable cross PORT_STATE.
7	RES	RW	Reserved. Must be written with zero. Contains zeros when read
6:0	DES_PORT	RW	Destination port bits for address. These bits indicate which ports are associated with the MAC address when they are set to one. Bit 0 is assigned to port 0, 1 to port1, 2 to port2, and so on.

### 8.22.18 Address Table Control

Address Offset: 0x005C

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:27	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read
26:24	LOOP_CHECK_TIMER	RW	0x0	Used to set the loop back timer
				0     Disable loop back check
				1     1 ms
				2     10 ms
				3     100 ms
23	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read
22	VID_4095_DROP_	RW	0x0	Set to 1 to drop a frame with VID = 'd4095i, if received by the
21	SWITCH_STAG_M			
20:19	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read
18	LEARN_CHANGE	RW	0x0	Used to select new address learning due to a hash violation.
				0     If a hash violation occur when learning, no new
				1     Enable new MAC address change if a hash violation
17	AGE_EN	RW	0x1	Enable age operation. Set to 1 to use the lookup module to age
16	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read
15:0	AGE_TIME	RW	0x2B	Address Table Age Timer. These bits determine the time that each entry remains valid in the address table, since last accessed. mum age time is about 10,000 minutes. The default value is 'h2B for five minutes. If AGE_EN is set to 1, these bits should not be set to zero.

**8.22.19IP Priority Mapping 2**

Address Offset: 0x0060,0x0064,0x0068,0x006C

Access: Read/Write

Reset: 0x0

Offset	Bit	Bit Name	Type	Reset	Description
0x0060	31:30	IP_0x3C	RW	0x0	Priority mapping value of IPv4 ToS or IPv6 TC field. Bit[7] to Bit[2] are used to map queue priority, but bit1 and bit0 are ignored.
	29:28	IP_0x38	RW	0x0	
	27:26	IP_0x34	RW	0x0	
	25:24	IP_0x30	RW	0x0	If ToS[7:2] or TC[7:2] is equal to 0x3C, the queue priority should be mapped to value of these bits.
	23:22	IP_0x2C	RW	0x0	
	21:20	IP_0x28	RW	0x0	
	19:18	IP_0x24	RW	0x0	
	17:16	IP_0x20	RW	0x0	
	15:14	IP_0x1C	RW	0x0	
	13:12	IP_0x18	RW	0x0	
	11:10	IP_0x14	RW	0x0	
	9:8	IP_0x10	RW	0x0	
	7:6	IP_0x0C	RW	0x0	
	5:4	IP_0x08	RW	0x0	
	3:2	IP_0x04	RW	0x0	
	1:0	IP_0x00	RW	0x0	
0x0064	31:30	IP_0x7C	RW	0x1	Priority mapping value of IPv4 TOS or IPv6 TC field Bits [7:2] map queue priority, but bits [1:0] are ignored.
	29:28	IP_0x78	RW	0x1	
	27:26	IP_0x74	RW	0x1	
	25:24	IP_0x70	RW	0x1	If TOS[7:2] or TC[7:2] is equal to 0x3C, the queue priority
	23:22	IP_0x6C	RW	0x1	
	21:20	IP_0x68	RW	0x1	
	19:18	IP_0x64	RW	0x1	
	17:16	IP_0x60	RW	0x1	
	15:14	IP_0x5C	RW	0x1	
	13:12	IP_0x58	RW	0x1	
	11:10	IP_0x54	RW	0x1	
	9:8	IP_0x50	RW	0x1	
	7:6	IP_0x4C	RW	0x1	
	5:4	IP_0x48	RW	0x1	
	3:2	IP_0x44	RW	0x1	
	1:0	IP_0x40	RW	0x1	

Offset	Bit	Bit Name	Type	Reset	Description
0x0068	31:30	IP_0xBC	RW	0x2	Priority mapping value of IPv4 TOS or IPv6 TC field Bits [7:2] map queue priority, but bits [1:0] are ignored.
	29:28	IP_0xB8	RW	0x2	
	27:26	IP_0xB4	RW	0x2	If TOS[7:2] or TC[7:2] is equal to 0x3C, the queue priority should be mapped to value of these bits.
	25:24	IP_0xB0	RW	0x2	
	23:22	IP_0xAC	RW	0x2	
	21:20	IP_0xA8	RW	0x2	
	19:18	IP_0xA4	RW	0x2	
	17:16	IP_0xA0	RW	0x2	
	15:14	IP_0x9C	RW	0x2	
	13:12	IP_0x98	RW	0x2	
	11:10	IP_0x94	RW	0x2	
	9:8	IP_0x90	RW	0x2	
	7:6	IP_0x8C	RW	0x2	
	5:4	IP_0x88	RW	0x2	
	3:2	IP_0x84	RW	0x2	
	1:0	IP_0x80	RW	0x2	
0x006C	31:30	IP_0xFC	RW	0x3	Priority mapping value of IPv4 TOS or IPv6 TC field Bits [7:2] map queue priority, but bits [1:0] are ignored.
	29:28	IP_0xF8	RW	0x3	
	27:26	IP_0xF4	RW	0x3	If TOS[7:2] or TC[7:2] is equal to 0x3C, the queue priority
	25:24	IP_0xF0	RW	0x3	
	23:22	IP_0xEC	RW	0x3	
	21:20	IP_0xE8	RW	0x3	
	19:18	IP_0xE4	RW	0x3	
	17:16	IP_0xE0	RW	0x3	
	15:14	IP_0xDC	RW	0x3	
	13:12	IP_0xD8	RW	0x3	
	11:10	IP_0xD4	RW	0x3	
	9:8	IP_0xD0	RW	0x3	
	7:6	IP_0xCC	RW	0x3	
	5:4	IP_0xC8	RW	0x3	
	3:2	IP_0xC4	RW	0x3	
	1:0	IP_0xC0	RW	0x3	

**8.22.20 Tag Priority Mapping**

Address Offset: 0x0070

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:16	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read
15:14	TAG_0X07	RW	0x3	Priority mapping value of TAG.  If pri[2:0] in the tag is equal to 0x07, the queue priority should be mapped to value of these bits.
13:12	TAG_0X06	RW	0x3	
11:10	TAG_0X05	RW	0x2	
9:8	TAG_0X04	RW	0x2	
7:6	TAG_0X03	RW	0x1	
5:4	TAG_0X02	RW	0x1	
3:2	TAG_0X01	RW	0x0	
1:0	TAG_0X00	RW	0x0	

**8.22.21 Service Tag**

Address Offset: 0x0074

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:16	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read
15:0	SERVICE_TAG	RW	0x88A8	Service tag. These bits are used to recognize double tagged packets at ingress and inserts double tags on egress.

**8.22.22 CPU Port**

Address Offset: 0x0078

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:9	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read
8	CPU_PORT_EN	RW	0x0	Used to enable the CPU port
				0 No CPU is connected to switch
				1 CPU is connected to port0
7:4	MIRROR_PORT_NUM	RW	0xF	Port number which packet should be mirrored to. 0 is port0, 1 is port1, etc. If the value is more than 4, no mirror port is connected to the switch
3:0	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read

### 8.22.23 MIB Function 0

Address Offset: 0x0080

Access: Read/Write

Reset: See field Description

Bit	Bit Name	Type	Reset	Description
31	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read
30	MIB_EN	RW	0x0	Set to 1 to enable the MIB count If this bit set to zero, the MIB module will not count.
29:27	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read
26:24	MIB_FUNC	RW	0x0	Used to set the MIB counters
				000 No operation
				001 Flush all counters for all ports
				011 Capture all counters for all ports and auto-cast to CPU port
23:18	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read
17	MIB_BUSY	RW	0x0	Configures the MIB setting when busy
				0 MIB module is busy now, and cannot access another new
				1 MIB module is empty now, and can access new command
16	MIB_AT_HALF_EN	RW	0x1	MIB auto-cast enable due to half flow. If this bit is set to 1, MIB would be auto-cast when any counter's highest bit count to 1.
15:0	MIB_TIMER	RW	0x15	MIB auto-cast timer. If these bits are set to zero, MIB will not auto-cast timer is set in multiples of 8.4 ms,

### 8.22.24 MDIO Control

Address Offset: 0x0098

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Type	Description
31	MDIO_BUSY	RW	Set to 1 if the internal MDIO interface is busy. This bit should be set to 1 when CPU reads or writes PHY register through the internal MDIO interface, and should be cleared after hardware finish the command.
30	MDIO_MASTER_EN	RW	Set to 1 to use the MDIO master to configure the PHY register. MDC should be changed to internal MDC to PHY.
29:28	RES	RO	Reserved. Must be written with zero. Contains zeros when read
27	MDIO_CMD	RW	Denotes the current MDIO command
			0 Write
			1 Read
26	MDIO_SUP_PRE	RW	Set to 1 to enable suppose preamble
25:21	PHY_ADDR	RW	PHY address
20:16	REG_ADDR	RW	PHY register address
15:0	MDIO_DATA	RW	When write, these bits are data written to the PHY register. When read, these bits are data read out from the PHY register.

**8.22.25 LED Control**

Address Offset: 0x00B0, 0x00B4, 0x00B8, 0x00BC

Access: Read/Write

Reset: See field description

This register can be reset by hardware only.

Offset	Bit	Bit Name	Type	Reset	Description
0x00B0	31:16	LED_CTRL_RULE_1	RW	0XC935	WAN port LED_LINK1000n_4 control rule
	15:0	LED_CTRL_RULE_0	RW	0xC935	LAN port LED_LINK1000n_[3:0] control rule
0x00B4	31:16	LED_CTRL_RULE_3	RW	0xCA35	WAN port LED_LINK100n_4 control rule
	15:0	LED_CTRL	RW	0xCA35	LAN port LED_LINK100n_[3:0] control rule
0x00B8	31:16	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros
	15:0	MAC_LED_CTRL_RULE			[15:14] only control pattern enable for port0, other
0x00BC	31:26	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros
	25:24	LED_PATTERN			
	23:22	LED_PATTERN			
	21:20	LED_PATTERN			
	19:18	LED_PATTERN			
	17:16	LED_PATTERN			
	15:14	LED_PATTERN			
	13:12	MAC_LED_PATTERN_EN_6			
	11:10	MAC_LED_PATTERN_EN_5	RW	0x3	LED control pattern for MAC5
	9:2	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read.
	1:0	BLINK_HIGH_TIME	RW	0xCF35	When the LED is blinking, these bits determine the LED light time
					00 50% of blinking period. 250 ms for 2 Hz, 125 ms for 4 Hz, 62.5 ms for 8 Hz
					01 12.5%
					10 25%
					11 75%



### 8.23 Port Control Registers 0x0100–0x0124

Table summarizes the port control registers.

**Table 8-27. Port Control Registers Summary**

Port	Offset	Name	Page
Port 0	<b>0x0100–0x01FC</b>	<b>Total Port 0 Control Memory Allocation</b>	
	0x0100	Port Status	<a href="#">page 384</a>
	0x0104	Port Control	<a href="#">page 385</a>
	0x0108	Port-Based VLAN	<a href="#">page 387</a>
			<a href="#">page 388</a>
	0x0110	Priority Control	<a href="#">page 390</a>
	0x0114	Storm Control	<a href="#">page 390</a>
	0x0118	Queue Control	<a href="#">page 391</a>
	0x010C, 0x011C, 0x0120		<a href="#">page 392</a>
Port 1	<b>0x0200–0x01FC</b>	<b>Total Port 1 Control Memory Allocation</b>	
			<a href="#">page 384</a>
			<a href="#">page 385</a>
			<a href="#">page 387</a>
			<a href="#">page 390</a>
			<a href="#">page 390</a>
			<a href="#">page 391</a>
			<a href="#">page 392</a>
	0x020C, 0x021C, 0x0220		<a href="#">page 392</a>
Port 2	<b>0x0300–0x03FC</b>	<b>Total Port 2 Control Memory Allocation</b>	
			<a href="#">page 384</a>
			<a href="#">page 385</a>
			<a href="#">page 387</a>
			<a href="#">page 390</a>
			<a href="#">page 390</a>
			<a href="#">page 391</a>
			<a href="#">page 392</a>
	0x030C, 0x031C, 0x0320		<a href="#">page 392</a>
Port 3	<b>0x0400–0x04FC</b>	<b>Total Port 3 Control Memory Allocation</b>	
			<a href="#">page 384</a>
			<a href="#">page 385</a>
			<a href="#">page 387</a>
			<a href="#">page 390</a>
			<a href="#">page 390</a>
	0x0418	Queue Control	<a href="#">page 391</a>
	0x040C, 0x041C, 0x0420	Rate Limits	<a href="#">page 392</a>
			<a href="#">page 392</a>
Port 4	<b>0x0500–0x05FC</b>	<b>Total Port 4 Control Memory Allocation</b>	
	0x0500	Port Status	<a href="#">page 384</a>
	0x0504	Port Control	<a href="#">page 385</a>
	0x0508	Port-Based VLAN	<a href="#">page 387</a>
	0x0510	Priority Control	<a href="#">page 390</a>
	0x0514	Storm Control	<a href="#">page 390</a>
	0x0518	Queue Control	<a href="#">page 391</a>
	0x050C, 0x051C, 0x0520	Rate Limits	<a href="#">page 392</a>
			<a href="#">page 392</a>

Table 8-27. Port Control Registers Summary (continued)

Port	Offset	Name	Page
Port 5	0x0600–0x06FC	Total Port 5 Control Memory Allocation	
	0x0600	Port Status	<a href="#">page 384</a>
	0x0604	Port Control	<a href="#">page 385</a>
	0x0608	Port-Based VLAN	<a href="#">page 387</a>
	0x0610	Priority Control	<a href="#">page 390</a>
	0x0614	Storm Control	<a href="#">page 390</a>
	0x0618	Queue Control	<a href="#">page 391</a>
	0x060C, 0x061C, 0x0620	Rate Limits	<a href="#">page 392</a>

### 8.23.1 Port Status

Address Offset:

**Port 0:** 0x0100, **Port 1**

**Port 3:** 0x0400, **Port 4**

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:13	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
12	FLOW_LINK_EN	RW	0x1	PHY link mode enable.
				0 Enable MAC flow control. Configures auto-negotiation with
11	LINK_ASYNC_PAUSE_EN			
10	LINK_PAUSE_EN			
9	LINK_EN	RW	0x1	PHY link mode enable
				1 Enable PHY link status to configure the MAC
8	LINK	RO	0x0	Link status
7	TX_HALF_FLOW_EN	RW	0x1	Set to 1 to enable flow control, transmitting in half-duplex mode
6	DUPLEX_MODE	RW	0x0	Duplex mode
				0 Half-duplex mode
				1 Full-duplex mode
5	RX_FLOW_EN	RW	0x0	Enables RXMAC Flow Control
4	TX_FLOW_EN	RW	0x0	Enables TXMAC Flow Control
3	RXMAC_EN	RW	0x0	RXMAC enable
2	TXMAC_EN	RW	0x0	TXMAC enable
1:0	SPEED	RW	0x0	Speed mode
				00 10 Mbps
				01 100 Mbps
				10 1000 Mbps
				11 Error speed mode

### 8.23.2 Port Control

Address Offset:

**Port 0:** 0x0104, **Port 1:** 0x0204 **Port 2:** 0x0304,

**Port 3:** 0x0404, **Port 4:** 0x0504, **Port 5:** 0x0604

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:24	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
23	EAPOL_EN	RW	0x0	Set to 1 so hardware acknowledges 802.1x frames, and sends a frame copy, or redirects to CPU controlled by EAPAL_REDIRECT_EN
22	ARP_LEAKY_EN	RW	0x0	Sets the VLAN rule for ARP frames entering VLANs
				1 If the MAC receives an ARP frame from this port, it can cross all VLANs (including port base VLAN and 802.1q)
21	IGMP_LEAVE_EN	RW	0x0	Set to 1 to enable IGMP/MLD fast leave
20	IGMP_JOIN_EN	RW	0x0	Set to 1 to enable MLD hardware join
19	DHCP_EN	RW	0x0	Set to 1 to enable acknowledgement of DHCP frames
18	IPG_DEC_EN	RW	0x0	Set to 1 mac will decrease two bytes of IPG when sending out
17	ING_MIRROR_EN	RW	0x0	Ingress port mirror. If this bit is set to 1, all packets received from
16	EG_MIRROR_EN	RW	0x0	Egress port mirror. If this bit is set to 1, all packets send out through this port should be copied to the mirror port.
15	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read.
14	LEARN_EN	RW	0x1	Enable learn operation. Set to 1 to enable the lookup module to learn new address in the
13	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read.
12	MAC_LOOP_	RW	0x0	Set to 1 to enable MAC loop back at MII interface
11	HEAD_EN	RW	0x0	Enables frames transmitted out and received to add the Atheros header. If this bit is set to 1, all frames transmitted and received
10	IGMP_MLD_EN	RW	0x0	IGMP/MLD snooping enable. If this bit is set to 1'b1, the port will examine all received frames and copy or redirect to CPU port controlled by IGMP_COPY_EN.
9:8	EG_VLAN_MODE	RW	0x0	Egress VLAN mode.
				00 Egress transmits frames unmodified.
				01 Egress transmits frames without VLAN
				10 Egress transmits frames with VLAN
7	LEARN_ONE_LOCK	RW	0x0	Used to configure the learning mode for source addresses
				0 Normal learning mode
				1 This port should not learn the source address, except the first packet, and locked the address to static.

Bit	Bit Name	Type	Reset	Description
6	PORT_LOCK_EN	RW	0x0	Set to 1 to enable port lock. All packets received with a source address not in the ARL table or the source address is in the ARL table but no port members are the source port will redirect packets to the CPU or be dropped. Controlled by LOCK_DROP_EN.
5	LOCK_DROP_EN	RW	0x0	Used to configure the port lock
				0 If the source address is not in the ARL table or the source address is in the ARL but no port member is the source port, the packet should be redirected to the CPU when PORT_LOCK_EN is set to 1.
				1 If the source address is not in the ARL table or the source address is in the ARL but no port member is the source port, the packet will be dropped when PORT_LOCK_EN is
4:3	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
2:0	PORT_STATE	RW	0x4	Port State. These bits are used to manage the port to determine what kind of frames are allowed to enter or leave the port for simple bridge loop detection or 803.1D Spanning Tree.
				000 Disable mode. The port is completely disabled, and cannot
				001 Blocking Mode. In this state, the port forwards received management frames to the designed port only. Any other frames cannot be transmitted or received by the port, and
				010 Listening Mode. In this state, the port will receive and transmit only management frames, but without learning any source address. Any other frames cannot be
				011 Learning Mode. In this state, the port will learning all source addresses, and discard all frames except management frames, and only management frames are
				100 Forward Mode. In this state, the port will learning all source addresses, transmit and receive all frames as

### 8.23.3 Port-Based VLAN

Address Offset:

**Port 0:** 0x0108, **Port 1:** 0x0208 **Port 2:** 0x0308,

**Port 3:** 0x0408, **Port 4:** 0x0508, **Port 5:** 0x0608

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:29	ING_PORT_PRI	RW	0x0	Port default priority for received frames.
28	FORCE_PORT_VLAN_EN	RW	0x0	Set to 1 to force enable using port-base VLANs. If this bit is set to 1, use port-base VLANs and use this table to determine the destination port.
27:16	PORT_DEFAULT_VID	RW	0x1	Port Default VID. This field is used as Tagged VID added to untagged frames when transmitted from this port.
15	PORT_CLONE_EN	RW	0x0	Used to set the port cloning mechanism
14	PORT_VLAN_PROP_EN	RW	0x0	Set to 1 to enable the port-base VLAN propagation function.
13	PORT_TLS_MODE	RW	0x0	Used to set the port TLS mode
12	FORCE_DEFAULT_VID_EN	RW	0x0	Used to set the default VID for received frames
			1	Force using port default VID and priority for received frames, when 802.1Q mode is not disabled.
11:0	PORT_DEFAULT_VID	RW	0x1	Port Default VID. This field is used to add Tagged VIDs to untagged frames when received from this port.

### 8.23.4 Port-Based VLAN 2

Address Offset:

**Port 0:** 0x010C, **Port 1:** 0x020C **Port 2:** 0x030C,

**Port 3:** 0x040C, **Port 4:** 0x050C, **Port 5:** 0x060C

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:30	802.1Q_MODE	0x0	Used to set the 802.1Q mode for this port
			00 802.1Q disable. Use port base VLAN only.
			01 Fallback. Enable 802.1Q for all received frames. Do not discard ingress membership violations and use the port base VLAN if the frame's VID is not contained in the VLAN Table.
			10 Check. Enable 802.1Q for all received frames. Do not discard ingress membership violations but discard frames when the VID is not contained
			11 Secure. Enable 802.1Q for all received frames. Discard frames with ingress membership violations or whose VID is not contained in the VLAN Table.
29	CORE_PORT_EN	0x0	Used to enable core ports
28:27	ING_VLAN_MODE	0x0	Use to configure types of packets that can be received in the VLAN
			00 All frames can be received, including untagged and tagged
			10 Only untagged frames can be received by this port, including no VLAN
26:24	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
23	VLAN_PRI_PRO_EN		
22:16	PORT_VID_MEM		Each bit restricts to which port frames can be sent. To send frames to port0, bit 16 must be set to 1, etc. These bits are set to one after reset except the port's bit.
15	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
14	UNI_LEAKY_EN	0x0	Enable unicast frame leaky VLANs
			Also use this bit and LEAKY_EN bit in the ARL table to control unicast leaky VLAN. If the MAC receives unicast frames from this port, which should forward packets as a leaky VLAN, the frame could be switched to the destination port defined in ARL table and cross all VLANs (including port base and 802.1q).
			0 Only UNI_LEAKE_EN controls unicast frame leaky VLANs
13	MULTI_LEAKY_EN	0x0	Only frames with a destination address (DA) in the ARL table with the LEAKY_EN bit is set to 1 can be forwarded as leaky VLAN. Ignore UNI_LEAKY_EN.
			Enables multicast frame leaky VLAN. Also use ARL_MULTI_LEAKY_EN and LEAKY_EN bit in the ARL table to control unicast leaky VLAN. If the MAC receives multicast frames from this port which should forward as leaky VLAN, the frame could be switched to a destination port defined in the ARL table, and cross all VLANs (include port-base VLANs and 802.1q).
			0 Only MULTI_LEAKE_EN controls multicast frame leaky VLANs
12:0	RES	0x0	Only frames with the destination address (DA) in the ARL table with LEAKY_EN bit set to 1, can be forwarded as leaky VLANs. Ignore MULTI_LEAKE_EN.
			Reserved. Must be written with zero. Contains zeros when read.

### 8.23.5 Rate Limit

Address Offset:

**Port 0:** 0x0110, **Port 1:** 0x0210 **Port 2:** 0x0310,  
**Port 3:** 0x0410, **Port 4:** 0x0510, **Port 5:** 0x0610

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31:24	ADD_RATE_BYTE	RW	0x18	Byte number should be added to a frame when calculating the rate limit. The default is 24 bytes for IPG, preamble, CRC and SFD.
23	EGRESS_RATE_EN	RW	0x0	Enable port-base rate limit. Rate should be set at EG_PRI3_RATE. Enables port-based rate limit. EG_PRI3_RATE is duplicated for port-based and queue-  Also enables port-based max burst size. Max burst size should  (Enables port-based max burst size. MAX_BURST_SIZE_PRI3 is duplicated for port based and queue based
22	EGRESS_MANAGE_RATE_EN	RW	0x0	Enables management frames to be calculated to the egress rate
21	INGRESS_MANAGE_RATE_EN	RW	0x0	Enables management frames to be calculated to the ingress
20	INGRESS_MULTI_RATE_EN	RW	0x0	Enables calculating the ingress rate limit of multicast frames in which the destination address (DA) can be found in ARL
19:15		RO	0x0	Reserved. Must be written with zero. Contains zeros when
14:0	ING_RATE	RW	0x7FFF	Ingress Rate Limit for all priorities. The rate is limited to  Default 15'h7FFF is used to disable rate limit for egress priority 2. If these bits are set to 15'h0, no frame should be

### 8.23.6 Priority Control

Address Offset:

**Port 0:** 0x0114, **Port 1:** 0x0214 **Port 2:** 0x0314,

**Port 3:** 0x0414, **Port 4:** 0x0514, **Port 5:** 0x0614

Access: Read/Write

Reset: See field description

Bit	Bit Name	Reset	Description
31:20	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
19	PORT_PRI_EN	0x1	Set to 1 so port base priority can be used for QOS.
18	DA_PRI_EN	0x0	Set to 1 so DA priority can be used for QOS.
17	VLAN_PRI_EN	0x0	Set to 1 so VLAN priority can be used for QOS.
16	IP_PRI_EN	0x0	Set to 1 for TOS/TC to be used for QOS.
15:8	RES	0x0	Reserved. Must be written with zero. Contains zeros when read.
7:6	DA_PRI_SEL	0x0	DA priority selected level for QOS.  The others are selected by these bits. If these bits are set to zero, DA priority is selected after header. If these bits are set to n, DA priority is
5:4	VLAN_PRI_SEL	0x1	VLAN priority selected level for QOS.
3:2	IP_PRI_SEL	0x2	IP priority selected level for QOS.
1:0	PORT_PRI_SEL	0x3	Port-base priority selected level for QOS

### 8.23.7 Storm Control

Address Offset:

**Port 0:** 0x0118, **Port 1**

**Port 3:** 0x0418, **Port 4**

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
31:11	RES	Reserved. Must be written with zero. Contains zeros when read.
10	MULTI_STORM_EN	Set to 1 to enable unknown multicast frames to be calculated towards storm
9	UNI_STORM_EN	Set to 1 to enable unknown unicast frame to be calculated towards storm control
8	BROAD_STORM_EN	Set to 1 to enable broadcast frames to be calculated towards storm control
7:4	RES	Reserved. Must be written with zero. Contains zeros when read.
3:0	STORM_RATE	Storm control rate
		0x0 Storm control disable
		0x1 1K frames per second
		0x2 2K frame per second
		0x3 4K frame per second
		0x4 8K frame per second
		0x5 16K frame per second
		0x6 32K frame per second
		0x7 64K frame per second
		... ..
		0xB 1M frame per second



### 8.23.8 Queue Control

Address Offset:

**Port 0:** 0x011C, **Port 1:** 0x021C, **Port 2:** 0x031C,

**Port 3:** 0x041C, **Port 4:** 0x051C, **Port 5:** 0x061C

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description	
31:28	ING_BUF_NUM	RW	Port 0: 0x6 Other Ports: 0x2	Buffer number is times of 4	
				0x0	0
				0x1	No more than 4
				0x2	No more than 8
				...	...
27:26	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.	
25	PORT_QUEUE_CTRL_EN	RW	0x1	Set to 1 to enable using PORT_QUEUE_NUM to control queue	
24	PRI_QUEUE_CTRL_EN	RW	0x1	Set to 1 to enable using PRI*_QUEUE_NUM to control queue	
23:22	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.	
21:16	PORT_QUEUE_NUM	RW	0x2A	Most buffers can be used for this port. Buffer number is set in	
15:12	PRI3_QUEUE_NUM	RW	0x8	Most buffer can be used for priority 3 queue. Buffer number is set	
11:8	PRI2_QUEUE_NUM	RW	0x8	Most buffer can be used for priority 2 queue. Buffer number is set	
				0xF	No more than 60
7:4	PRI1_QUEUE_NUM	RW	0x8	Most buffer can be used for priority 1 queue. Buffer number is set in multiples of 4.	
				0x0	0
				0x1	No more than 4
				0x2	No more than 8
				...	...
3:0	PRI0_QUEUE_NUM	RW	0x8	Most buffer can be used for priority 0 queue. Buffer number is set in multiples of 4.	
	0x0	0			
	0x1	No more than 4			
	0x2	No more than 8			
	...	...			
	0xF	No more than 60			

**8.23.9 Rate Limit 1**

Address Offset:

**Port 0:** 0x0120, **Port 1:** 0x0220, **Port 2:** 0x0320,**Port 3:** 0x0420, **Port 4:** 0x0520, **Port 5:** 0x0620

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
30:16	EG_PRI1_RATE	RW	0x7FFF	Egress Rate Limit for priority 1. Rate is limited to multiples of 32 Kbps. Default 0x7FFF is for disable rate limit for egress priority 2. If these bits are set to 0x0, no priority 1 frame should be send out
15	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
14:0	EG_PRI0_RATE	RW	0x7FFF	Egress Rate Limit for priority 0.  Default 0x7FFF is for disable rate limit for egress priority 2. If these bits are set to 0x0, no priority 0 frame should be send out

**8.23.10 Rate Limit 2**

Address Offset:

**Port 0:** 0x0124, **Port 1****Port 3:** 0x0424, **Port 4**

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
30:16	EG_PRI3_RATE	RW	0x7FFF	Egress Rate Limit for priority 3.  Default 0x7FFF is for disable rate limit for egress priority 2. If these bits are set to 0x0, no priority 3 frame should be send out
15	RES	RO	0x0	Reserved. Must be written with zero. Contains zeros when read.
14:0	EG_PRI2_RATE	RW	0x7FFF	Egress Rate Limit for priority 2. Rate is limited to times of 32 kbps. Default 0x7FFF is for disable rate limit for egress priority 2. If these bits are set to 0x0, no priority 2 frame should be send out from this port.

### 8.23.11 Rate Limit 3

Address Offset:

**Port 0:** 0x0128, **Port 1:** 0x0228, **Port 2:** 0x0328,

**Port 3:** 0x0428, **Port 4:** 0x0528, **Port 5:** 0x0628

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Type	Description
31:3	RES	RO	Reserved. Must be written with zero. Contains zeros when read.
2:0	EG_TIME_SLOT	RW	Egress rate limit time slot control register
			0x0 1/128 ms
			0x1 1/64 ms

### 8.23.12 Robin

Address Offset:

**Port 0:** 0x012C,

**Port 3:** 0x042C,

Access: Read/Write

Reset: See field description

Bit	Bit Name	Type	Reset	Description
31	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read.
30:29	WEIGHT_PRI_CTRL			
				01 Only the highest queue uses strict priority, others use
				10 The highest two queues use strict priority, other two queues use weighted-fair queuing scheme.
				11 All queues use weighted-fair queuing scheme which is defined by WRR_PRI3/2/1/0.
28:24	WRR_PRI3	RW	0x8	Weighted round-robin (WRR) setting for priority 3
23:21	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read.
20:16	WRR_PRI2	RW	0x4	WRR setting for priority 2
15:13	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read.
12:8	WRR_PRI1	RW	0x2	WRR setting for priority 1
7:5	RES	RW	0x0	Reserved. Must be written with zero. Contains zeros when read.
4:0	WRR_PRI0	RW	0x1	WRR setting for priority 0

### 8.24 PHY Control Registers

Table 8-26 summarizes the PHY Control registers.

Table 8-28. PHY Register Summary

Offset	Description	Page
0	Control	page 395
1	Status	page 396
2	PHY Identifier	page 396
3	PHY Identifier 2	page 396
4	Auto-Negotiation Advertisement	page 397
5		page 398
6		page 399
16		page 399
17		page 400
18		page 401
19		page 402
21		page 403
22		page 403
28		page 403

### 8.24.1 Control

Address Offset: 0x00

Access: See field description

Reset: 0x0

Bit	Bit Name	Access	Description
15	RESET	RW/ SC	PHY Software Reset. Writing a 1 to this bit causes the PHY the reset operation is done, this bit is cleared to 0 automatically. The reset occurs immediately.
			0 Normal operation
			1 PHY reset
14	LOOPBACK	RW	When loopback is activated, the transmitter data presented on TXD is looped back to RXD internally. Link is broken when loopback is enabled.
13	SPEED_SELECTION		
12	AUTO_NEGOTIATION		
11	POWER_DOWN	RW	When the port is switched from power down to normal operation, software reset and restart Auto-Negotiation are performed even when bits Reset (0.15) and Restart Auto-Negotiation (0.9) are not set by the user.
10	ISOLATE	RW	The MII output pins are tri-stated when this bit is set to 1. The MII inputs
9	RESTART_AUTO_NEGOTIATION		Auto-Negotiation automatically restarts after hardware or software reset
			1 Restart Auto-Negotiation Process
8	DUPLEX_MODE	RW/ SC	Selects the flow control mode
			0 Half Duplex
			1 Full Duplex
7	COLLISION_TEST	RW	Setting this bit to 1 will cause the COL pin to assert whenever the TX_EN pin is asserted.
			0 Disable COL signal test
			1 Enable COL signal test
6	SPEED_SELECTION (MSB)	RW	Used to select the speed mode
			00 10 Mbps
			01 100 Mbps
5:0	RES	RO	11:10 Reserved

**8.24.2 Status**

Address Offset: 0x01

Access: See field description

Reset: See field description

Bit	Bit Name	Access	Reset	Description
15	100BASE_T4	RO	0x0	100BASE-T4. This protocol is not available. 0 = PHY not able to perform 100BASE-T4
14	100BASE_TX	RO	0x1	Capable of 100-Tx Full Duplex operation
13	10MBPS_FULL_DUPLEX	RO	0x1	Capable of 100-Tx Full Duplex operation
12	10MBPS_FULL_DUPLEX	RO	0x1	Capable of 100-Tx Full Duplex operation
11	100BASE_T2_HALF_DUPLEX	RO	0x1	Capable of 100-Tx Full Duplex operation
10	100BASE_T2_FULL_DUPLEX	RO	0x0	Not able to perform 100BASE-T2
9	100 T2_HALF_DUPLEX			
8:7				
6	MF_PREAMBLE_SUPPRESSION	RO	0x1	PHY accepts management frames with preamble
5	AUTO-NEGOTIATION_COMPLETE	RO	0x0	Denotes the current status of the auto-negotiation process
4	REMOTE_FAULT	RO/		
3	AUTO-NEGOTIATION_ABILITY	RO	0x1	Denotes the ability of the PHY to perform auto-negotiation 0 PHY unable to perform auto-negotiation
2	LINK_STATUS	RO/LL	0x0	This register bit indicates whether the link was lost since the last read. For the current link status, read register bits
1	JABBER_DETECT	RO/		
0	EXTENDED_CAPABILITY	RO	0x1	Denotes the availability of the register capabilities

**8.24.3 PHY Identifier**

Address Offset: 0x02

Access: Read-Only

Reset: 0x004D

Bit	Bit Name	Description
15:0	Organizationally Unique Identifier Bit 3:18	Organizationally Unique Identifier bits [18:3]

**8.24.4 PHY Identifier 2**

Address Offset: 0x03

Access: Read-Only

Reset: 0xD041

Bit	Bit Name	Description
15	OUI LSB Model Number Revision Number	Organizationally Unique Identifier bits [24:19]

### 8.24.5 Auto-Negotiation Advertisement

Address Offset: 0x04

Access: See field description

Reset: 0x0

Bit	Bit Name	Access	Reset	Description
15	RES	RW	0x0	Always 0
14	ACK	RO	0x0	Must be 0
13	REMOTE_FAULT	RW	0x0	Used to set the remote fault bit
12	RES	RO	0x0	Always 0
11	ASYMMETRIC_PAUSE	RW	0x1	The value of this bit will be updated immediately after writing to this register. But the value written to this bit does not takes effect until any one of the following occurs: ■ Software reset is asserted (bit [15]) ■ Restart auto-negotiation is asserted (bit [9]) Power down (register bit [11]) transitions from power down to
10	PAUSE	RW	0x1	The value of this bit will be updated immediately after writing to this register. But the value written to this bit does not takes effect  Power down (register bit [11]) transitions from power down to
9	100BASE-T4	RO	0x0	Not able to perform 100BASE-T4
8	100BASE-TX	RW	0x1	The value of this bit will be updated immediately after writing to this register. But the value written to this bit does not takes effect  Power down (register bit [11]) transitions from power down to
7	100BASE_TX_HALF_DUPLEX	RW	0x1	The value of this bit will be updated immediately after writing to this register. But the value written to this bit does not takes effect  Power down (register bit [11]) transitions from power down to
6	10BASE_TX_FULL_DUPLEX	RW	0x1	The value of this bit will be updated immediately after writing to this register. But the value written to this bit does not takes effect until any one of the following occurs: ■ Software reset is asserted (bit [15]) ■ Restart Auto-Negotiation is asserted (bit [9]) ■ Power down (register bit [11]) transitions from power down to normal operation ■ Link goes down
5	10BASE_TX_HALF_DUPLEX	RW	0x1	The value of this bit will be updated immediately after writing this register. But the value written to this bit does not takes effect until any one of the following occurs: ■ Software reset is asserted (bit [15]) ■ Restart Auto-Negotiation is asserted (bit [9]) ■ Power down (register bit [11]) transitions from power down to normal operation ■ Link goes down
4:0	SELECTOR_FIELD	RO	0x00001	Selector field mode: 00001 = 802.3

**8.24.6 Link Partner Ability**

Address Offset: 0x05

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
15	RES	Always 0
14	ACK	Acknowledge Received code word bit [14]
		0 Link partner does not have Next Page ability
		1 Link partner received link code word
13	REMOTE_FAULT	Remote fault Received code word bit [13]
12	TECHNOLOGY_ABILITY	
11	ASYMMETRIC_PAUSE	
10	PAUSE	Technology ability field
9	100BASE_T4	Technology ability field
8	100BASE_TX_FULL_DUPLEX	
7	100BASE_TX_HALF_DUPLEX	
		0 Link partner is not 100BASE-TX half-duplex capable
		1 Link partner is 100BASE-TX half-duplex capable
6	10BASE_TX_FULL_DUPLEX	Technology ability field Received code word bit [6]
		0 Link partner is not 10BASE-T full-duplex capable
		1 Link partner is 10BASE-T full-duplex capable
5	10BASE_TX_HALF_DUPLEX	Technology ability field Received code word bit [5]
		0 Link partner is not 10BASE-T half-duplex capable
		1 Link partner is 10BASE-T half-duplex capable
4:0	SELECTOR_FIELD	Selector field Received code word bit [4:0]



### 8.24.7 Auto-negotiation Expansion

Address Offset: 0x06

Access: See field description

Reset: 0x0

Bit	Bit Name	Access	Description
15:5	RES	RO	Reserved. Must be 0.
4	PARALLEL_DETECTION_FAULT	RO/LH	Used to denote the parallel detection fault
			0 No fault has been detected
			1 A fault has been detect
3:1	RES	RO	Always 0
0	LINK_PARTNER_NEGOTIATION_	RO	Used to denote the auto negational capability of the link partner

### 8.24.8 Function Control

Address Offset: 0x10

Access: See field description

Reset: See field description

Bit	Bit Name	Access	Reset	Description
15:12	RES	RO	0x0	Always 0
11	ASSERT_CRIS_ON_TRANSIT			
10				
9:8	ENERGY_DETECT			
6:5	MDI_CROSSOVER_MODE	RW	11	Changes to these bits are disruptive to the normal operation; therefore any changes to these registers must be followed by a
				10 Reserved
				11 Enable automatic crossover for all modes
4:3	RES	RO	0x0	Always 0
2	SQE_TEST	RW	0x0	SQE test is automatically disabled in full-duplex mode
				0 SQE test disabled
				1 SQE test enabled
1	POLARITY_REVERSAL	RW	0x0	If polarity is disabled, then the polarity is forced to be normal in 10BASE-T.
				0 Polarity Reversal Enabled
				1 Polarity Reversal Disabled
0	DISABLE_JABBER	RW	0x0	Jabber has effect only in 10BASE-T half-duplex mode.
				0 Enable jabber function
				1 Disable jabber function

**8.24.9 PHY Specific Status**

Address Offset: 0x11

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
15:14	SPEED	These status bits are valid when auto-negotiation is completed or auto-negotiation is disabled.
		00 10 Mbps
		01 100 Mbps
		10 Reserved
		11 Reserved
13	DUPLEX	This status bit is valid only if auto-negotiation is completed or auto-negotiation is disabled.
12	PAGE_RECEIVED (Real Time)	
11	SPEED_AND_ DUPLEX_ RESOLVED	
10	LINK (Real Time)	Denotes the link status in real time
9:7	RES	Always 0
6	MDI_ CROSSOVER_ STATUS	This status bit is valid only when auto-negotiation is completed or auto-
5	WIRESPEED_ DOWNGRADE	
4	ENERGY_ DETECT_STATUS	
3	TRANSMIT_ PAUSE_ENABLE	This is a reflection of the MAC pause resolution. This bit is for information
		This status bit is valid only when Auto-Negotiation is completed or Auto-Negotiation is disabled.
		0 Transmit pause disabled
2	RECEIVE_PAUSE_ _ENABLE	1 Transmit pause enabled
		This is a reflection of the MAC pause resolution. This bit is for information purposes and is not used by the device.
		This status bit is valid only when Auto-Negotiation is completed or Auto-Negotiation is disabled.
1	POLARITY (Real Time)	0 Receive pause disabled
		1 Receive pause enabled
		Denotes the status of the polarity in real time
0	JABBER (Real Time)	0 Normal
		1 Reversed
		Denotes if the Jabber is present or not
		0 No jabber
		1 Jabber

### 8.24.10 Interrupt Enable

Address Offset: 0x12

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
15	AUTO-NEGOTIATION_ERROR_INTERRUPT_ENABLE	Auto negotiation error interrupt
		0 Interrupt disable
		1 Interrupt enable
14	SPEED_CHANGED_INTERRUPT_ENABLE	Speed change interrupt
		0 Interrupt disable
		1 Interrupt enable
13	RES	Reserved
12	PAGE_RECEIVED_INTERRUPT_ENABLE	
11	AUTO-NEGOTIATION_INTERRUPT_ENABLE	
10	LINK_STATUS_CHANGED_INTERRUPT_	
9	SYMBOL_ERROR_INTERRUPT_ENABLE	
8	FALSE_CARRIER_INTERRUPT_ENABLE	
7	FIFO_OVERFLOW/UNDERFLOW_INTERRUPT_ENABLE	
6	MDI_CROSSOVER_CHANGED_INTERRUPT_	
5	DOWNGRADE_INTERRUPT_ENABLE	0 Interrupt disable
		1 Interrupt enable
4	ENERGY_DETECT_INTERRUPT_ENABLE	Energy detection interrupt
		0 Interrupt disable
		1 Interrupt enable
3:2	RES	Always 00
1	POLARITY_CHANGED_INTERRUPT_ENABLE	Polarity changed interrupt
		0 Interrupt disable
		1 Interrupt enable
0	JABBER_INTERRUPT_ENABLE	Jabber interrupt
		0 Interrupt disable
		1 Interrupt enable

**8.24.11 Interrupt Status**

Address Offset: 0x13

Access: See field description

Reset: 0x0

Bit	Bit Name	Access	Description
15	AUTO_ NEGOTIATION_ ERROR	RO, LH	An error is said to occur if MASTER/SLAVE does not resolve, parallel detect fault, no common HCD, or link does not come up after negotiation is completed.
			0 No Auto-Negotiation Error
			1 Auto-Negotiation Error
14	SSPEED_ CHANGED	RO/LH	Denotes if the speed has changed or not
			0 Speed not changed
			1 Speed changed
13	RES	RO/LH	Reserved
12	PAGE_ RECEIVED		
11	AUTO_ NEGOTIATION_ COMPLETED	RO	Denotes the current completion status of the auto-negotiation
10	LINK_STATUS_ CHANGED		
9	SYMBOL_ ERROR		
8	FALSE_ CARRIER		
7	FIFO_ OVERFLOW/ UNDERFLOW	RO/LH	FIFO underflow or overflow error, not always implemented, always 0.
6	MDI_ CROSSOVER_ CHANGED		
5	WIRESPEED_ DOWNGRADE_ INTERRUPT		
			0 No Wirespeed-downgrade.
			1 Wirespeed-downgrade detected
4	ENERGY_ DETECT_ CHANGED	RO/LH	Denotes the change in the Energy Detect status. Not implement, always 0.
			0 No Energy Detect state change
			1 Energy Detect state changed
3:2	RES	RO/LH	Always 0
1	POLARITY_ CHANGED	RO/LH	Denotes if the polarity changed or not
			0 Polarity not changed
			1 Polarity Changed
0	JABBER	RO/LH	Denotes if there is a jabber or not
			0 No jabber
			1 Jabber

**8.24.12 Receive Error Counter**

Address Offset: 0x15

Access: Read-Only

Reset: 0x0

Bit	Bit Name	Description
15:0	RECEIVE_ERROR_COUNT	Counter will peg at 0xFFFF and will not roll over. (When RX_DV is valid, count RX_ER numbers)

**8.24.13 Virtual Cable Tester Control**

Address Offset: 0x16

Access: Read/Write

Reset: 0x0

Bit	Bit Name	Description
15:10	RES	Reserved
9:8	MDI_PAIR_SELECT	Virtual Cable Tester™ Control registers. Use the Virtual Cable Tester Control Registers to select which MDI pair is shown in the Virtual Cable Tester Status
7:1	RES	Always 0
0	ENABLE_TEST	When set, hardware automatically disable this bit when VCT is done.

**8.24.14 Virtual Cable Tester Status**

Address Offset: 0x1C

Access: See field description

Reset: 0x0

Bit	Bit Name	Access	Description
15:10	RES	RO	Reserved.
9:8	STATUS	RO	The content of the Virtual Cable Tester Status Registers applies to the cable pair selected in the Virtual Cable Tester™ Control Registers.
			00 Valid test, normal cable (no short or open in cable)
			01 Valid test, short in cable for MDI pair 0/2. Open in cable for MDI pair 1/3
			10 Valid test, open in cable for MDI pair 0/2. Short in cable for MDI pair 1/3
			11 linkup state, no open or short in cable.
7:0	DELTA_TIME	RW	Delta time to indicate distance. Length = Delta_Time * 0.824



## 9. Electrical Characteristics

### 9.1 Absolute Maximum Ratings

Table 9-1 summarizes the absolute maximum ratings and Table 9-2 lists the recommended operating conditions for the AR9341.

Absolute maximum ratings are those values beyond which damage to the device can occur. Functional operation under these conditions, or at any other condition beyond those indicated in the operational sections of this document, is not recommended.

Table 9-1. Absolute Maximum Ratings

Symbol		Max Rating	Unit
$V_{DD33}$		–0.3 to 4.0	V
$V_{DD25}$		–0.3 to 3.0	V
$V_{DD12}$		–0.3 to 1.8	V
$T_{store}$		–65 to 150	°C
$T_j$			°C
ESD	Electrostatic Discharge Tolerance	TBD	V

### 9.2 Recommended Operating Conditions

Table 9-2. Recommended Operating Conditions

Symbol		Conditions	Min	Typ	Max	Unit
$V_{DD33}$		10%	2.97	3.3	3.63	V
$V_{DD25}$		5%	2.49	2.62	2.75	V
$V_{DD12}$		5%	1.14	1.2	1.26	V
$AV_{DD12}$		5%	1.14	1.2	1.26	V
$AV_{DD20}$	Voltage for Ethernet PHY <sup>[1]</sup>	—	1.9	2.0	2.15	V
$V_{DD\_DDR}$	DDR1 I/O Voltage <sup>[1]</sup>	±5%	2.47	2.6	2.73	V
	DDR2 I/O Voltage <sup>[1]</sup>	±5%	1.71	1.8	1.89	V
$D_{DR\_VREF}$	DDR1 Reference Level for SSTL Signals <sup>[2]</sup>	—	1.24	1.3	1.37	V
	DDR2 Reference Level for SSTL Signals <sup>[2]</sup>	—	0.86	0.9	0.95	V
$T_{case}$	Case Temperature	—	0	—	110	°C
$\Psi_{JT}$	Thermal Parameter <sup>[3]</sup>	—	—	—	2.5	°C/W

[1]Voltage regulated internally by the AR9341

[2]Divide  $V_{DD\_DDR}$  voltage by two externally, see reference design schematic

[3]The thermal parameter is for the 18x18 mm BGA package

### 9.3 General DC Electrical Characteristics

Table 9-3 lists the GPIO, SYS\_RST\_OUT\_L DC electrical characteristics. GPIO11, GPIO16, GPIO17 are open drain.

These conditions apply to all DC characteristics unless otherwise specified:

$T_{amb} = 25\text{ }^{\circ}\text{C}$ ,  $V_{dd25} = 2.62\text{ V}$

Table 9-3. **GPIO, SYS\_RST\_OUT\_L DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IH}$	High Level Input Voltage	—	1.8	—	2.8	V
$V_{IL}$	Low Level Input Voltage	—	−0.3	—	0.3	V
$V_{OH}$		—	2.2	—	2.8	V
$V_{OL}$		—	0	—	0.4	V
$I_{IL}$		—	—	—	15	$\mu\text{A}$
$I_{OH}$		—	—	—	8	mA
$V_{IH}$	High Level Input Voltage (GPIO11, GPIO16, GPIO17)	—	2.4	—	3.6	V
$V_{IL}$	Low Level Input Voltage (GPIO11, GPIO16, GPIO17)	—	−0.3	—	0.3	V
$V_{OH}$	High Level Output Voltage (GPIO11, GPIO16, GPIO17)	—	2.4	—	3.6	V
$V_{OL}$	Low Level Output Voltage (GPIO11, GPIO16, GPIO17)	—	0	—	—	V
$I_{IL}$	Low Level Input Current (GPIO11, GPIO16, GPIO17)	—	—	—	7	$\mu\text{A}$
$C_{IN}$		—	—	3	—	pF

Table 9-4 lists the DDR1 DC electrical characteristics:

$T_{amb} = 25\text{ }^{\circ}\text{C}$ , V

Table 9-4. **DDR1 Interface DC Electrical Characteristics**

Symbol		Conditions	Min	Typ	Max	Unit
$V_{IH}$	High Level Input Voltage		1.8	—	2.8	V
$V_{IL}$	Low Level Input Voltage	—	−0.3	—	0.3	V
$V_{OH}$	High Level Output Voltage	—	2.2	—	2.8	V
$V_{OL}$	Low Level Output Voltage	—	0	—	0.4	V
$I_{IL}$	Low Level Input Current	—	—	—	5	$\mu\text{A}$



Table 9-5 lists the DDR2 DC electrical characteristics:

$$T_{\text{amb}} = 25\text{ }^{\circ}\text{C}, V_{\text{DD\_DDR}} = 1.8\text{ V}$$

Table 9-5. DDR2 Interface DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{\text{IH}}$	High Level Input Voltage	—	1.2	—	2.1	V
$V_{\text{IL}}$	Low Level Input Voltage	—	−0.3	—	0.3	V
$V_{\text{OH}}$	High Level Output Voltage	—	1.6	—	2.0	V
$V_{\text{OL}}$	Low Level Output Voltage	—	0	—	0.4	V
$I_{\text{IL}}$	Low Level Input Current	—	—	—	3	$\mu\text{A}$

#### 9.4 25 MHz/40 MHz Clock Characteristics

When using an external clock, the XTALI pin is grounded and the XTALO pin should be driven with a square wave clock.

The internal circuit provides the DC bias of approximately 0.6 V. The peak to peak swing of the external clock can be between 0.3 V to 1.2 V. In general, larger swings and sharper edges will reduce jitter, but introduce the potential of high frequency spurious.

The phase noise of oscillator should be lower than −145 dBc at 100 KHz carrier offset.

Table 9-6. 25 MHz/40 MHz Clock Characteristics

Symbol		Conditions	Min	Typ	Max	Unit
$V_{\text{IH}}$		—	0.9	—	1.4	V
$V_{\text{IL}}$		—	−0.2	—	0.2	V
$T_{\text{DCycle}}$			40	50	60	%
$T_{\text{Rise}}$		—	—	—	2	ns
$T_{\text{Fall}}$	Clock Fall Time	—	—	—	2	ns

[1]  $V_{\text{IL}}$  of −0.2 V is limited by the ESD protection diode. If  $V_{\text{IL}}$  is less than −0.2 V, the ESD diode turns on and protects the chip. However,  $V_{\text{IL}}$  can go as low as −0.7 V without damage so long as the DC current sourced by the pin is limited by an AC coupling capacitor.

## 9.5 Radio Characteristics

The following conditions apply to the typical characteristics unless otherwise specified:

$$V_{dd2} = 1.2V$$

$$V_{dd3} = 3.3V, T_{amb} = 25\text{ }^{\circ}\text{C}$$

### 9.5.1 Receiver Characteristics

Table 9-7 summarizes the AR9341 receiver characteristics.

**Table 9-7. Receiver Characteristics for 2.4 GHz Operation**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$F_{RX}$	Receive input frequency range	5 MHz center frequency	2.412	—	2.472	GHz
NF	Receive chain noise figure (max gain)	—	—	TBD	—	dB
$S_{rf}$	Sensitivity					
	CCK, 1 Mbps		-80	-100	—	dBm
	CCK, 11 Mbps		-76	-91	—	
	OFDM, 6 Mbps		-82	-92	—	
	OFDM, 54 Mbps		-65	-77	—	
	HT20, MCS0, 1 stream, 1 Tx, 1 Rx		-82	-93	—	dBm
	HT20, MCS7, 1 stream, 1 Tx, 1 Rx		-64	-75	—	
	HT20, MCS8, 2 stream, 2 Tx, 2 Rx		-82	-92	—	
	HT20, MCS15, 2 stream, 2 Tx, 2 Rx		-64	-73	—	
	HT40, MCS0, 1 stream, 1 Tx, 1 Rx	—	TBD	TBD	—	dBm
	HT40, MCS7, 1 stream, 1 Tx, 1 Rx		TBD	TBD	—	
	HT40, MCS8, 2 stream, 2 Tx, 2 Rx		TBD	TBD	—	
	HT40, MCS15, 2 stream, 2 Tx, 2 Rx		TBD	TBD	—	
IP1dB	Input 1 dB compression (min. gain)	—	—	-1	—	dBm
IIP3	Input third intercept point (min. gain)	—	—	-8	—	dBm
$Z_{RFin\_input}$	Recommended LNA differential drive impedance	Ch 0, Ch 1	—	TBD	—	$\Omega$
$ER_{phase}$	I,Q phase error	—	—	0.004	—	$^{\circ}$
ERamp	I,Q amplitude error	—	—	0.554	—	dB
$R_{adj}$	Adjacent channel rejection					
	CCK	10 to 20 MHz	TBD	TBD	—	dB
	OFDM, 6 Mbps		TBD	TBD	—	
	OFDM, 54 Mbps		TBD	TBD	—	
	HT20, MCS0	10 to 20 MHz	TBD	TBD	—	dB
	HT20, MCS7		TBD	TBD	—	
	HT20, MCS8		TBD	TBD	—	
	HT20, MCS15		TBD	TBD	—	
TRpowup	Time for power up (from synthesizer on)	—	—	TBD	—	$\mu\text{s}$

[1]Sensitivity performance based on an Atheros test board that includes a Tx/Rx antenna switch. Minimum values are based on IEEE 802.11 specifications.

### 9.5.2 Transmitter Characteristics

Table 9-8 summarizes the transmitter characteristics for the AR9341.

**Table 9-8. Transmitter Characteristics for 2.4 GHz Operation**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$F_{tx}$	Transmit output frequency range	5 MHz center frequency	2.412	—	2.472	GHz
$P_{out}$	Mask Compliant CCK output power	See Note [1]	—	17	—	dBm
	EVM Compliant OFDM output power for 64 QAM	—	—	TBD	—	dBm
	HT20, MCS15	—	—	9	—	dBm
	HT40, MCS15		—	8	—	
$SP_{gain}$	PA gain step	—	—	TBD	—	dB
$A_{pl}$	Accuracy of power leveling loop	—	—	TBD	—	dB
$Z_{RFout\_load}$	Recommended PA differential load impedance	—	—	TBD	—	$\Omega$
OP1dB	Output P1dB (max. gain)	2.442 GHz	—	14.5	—	dBm
OIP3	Output third order intercept point (max. gain)	2.442 GHz	—	24.1	—	dBm
SS	Sideband suppression	—	—	−40	—	dBc
RS	Synthesizer reference spur	—	—	TBD	—	dBc
TTpowup	Time for power up (from synthesizer on)	—	—	TBD	—	$\mu s$

[1] Measured using the balun recommended by Atheros.

### 9.5.3 Synthesizer Characteristics

Table 9-9 summarizes the synthesizer characteristics for the AR9341.

**Table 9-9. Synthesizer Composite Characteristics for 2.4 GHz Operation**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$P_n$	Phase noise (at Tx_Out)	—	—	−98	—	dBc/Hz
	At 30 KHz offset					
	At 100 KHz offset					
	At 500 KHz offset					
	At 1 MHz offset					
$F_c$	Center channel frequency	Center frequency at 5 MHz spacing [1]	2.412	—	2.472	GHz
$F_{ref}$	Reference oscillator frequency	$\pm 20$ ppm [2]	—	25/40	—	MHz
$TS_{powup}$	Time for power up	—	—	TBD	—	$\mu s$

[1] Frequency is measured at the Tx output.

[2] Over temperature variation and aging.

## 9.6 Power Consumption Parameters

The following conditions apply to the typical characteristics unless otherwise specified:

$$V_{dd3} = 3.3V, T_{amb} = 25^{\circ}C$$

Table 9-10 shows the typical power drain of the on-chip power supply as a function of the AR9341's operating mode.

Table 9-10. Power Consumption for 2.4 GHz Operation

Operating Mode <sup>[1]</sup>	3.3 V Supply (mA)
Tx and Rx (Two-chain)	635

[1]Internal 2.4 GHz radio, 5-port Ethernet switch in operating mode.

## 9.7 Internal Voltage Regulators

Figure 9-1 depicts the voltages regulated by the AR9341. Refer to the reference design schematics for details.




Figure 9-1. Output Voltages Regulated by the AR9341

## 10.AC Specifications

### 10.1 DDR Interface Timing

Figure 10-1 shows the DDR output timing. See Table 10-1 for timing values.




Table 10-1. DDR Output Timing Values

Parameter	Reference Signal	Min	Max	Comments
$T_{CK}$		—	3.75 ns	Normal period of CK_P clock output signal
$T_{CS}$	DDR_CK_P	1.0 ns	—	Control signals output setup time
$T_{CH}$				
$T_{DQSS}$	DDR_CK_P	—	300 ps	Maximum skew between edge of CK_P and DQS with respect to either edge of CK_P
$T_{DS}$	DDR_DQS_0/1	0.7 ns	—	DDR data/mask signal setup time
$T_{DH}$	DDR_DQS_0/1	0.7 ns	—	DDR data/mask signal hold time

[1] These numbers assume a 200 MHz DDR\_CK\_P frequency. Control signals include all address, bank address, RAS, CAS, CS\_L, and CKE WE\_L signals. Data si

## 10.2 DDR Input Timing

Figure 10-2 shows the DDR input timing. See Table 10-2 for timing values.




Figure 10-2. DDR Input Timing

Table 10-2. DDR Input Timing Values

Parameter	Reference Signal	Min	Max	Comments
$T_{skew}$		—	0.4 ns	Maximum skew from DQS to DQ being stable

## 10.3 SPI Timing

Figure 10-3 shows the SPI timing. See Table 10-3 for timing values.




Table 10-3. SPI Timing Values

Parameter	Min	Max	Comments
$T_{DS}$	11.0 ns	—	Minimum needed by the AR9341
$T_{ST}$	—	3 ns	Maximum time by which data is available
$T_{DH}$	1 ns	—	Minimum hold duration

## 10.4 Reset Timing

The VDD33 voltage needs to come up first, VDD25 and VDD12 voltages can come up in any sequence. The last one to come up determines when the internal reset is deasserted.

- If an external VDD\_DDR supply is used, it should be stable within 100  $\mu$ s maximum with respect to the last of the three other power rails (VDD33, VDD25, and VDD12).
- If the internal regulator is used to generate VDD\_DDR, typically VDD\_DDR is available approximately 10  $\mu$ s after VDD33, VDD25 and VDD12 are stable.

Figure 10-4 shows an example of a reset timing.




Figure 10-5 shows the bootstrap timing.




Figure 10-5. Bootstrap Timing





## 11.Package Dimensions

The AR9341 is packaged in a dual-row LPCC package. The body size is 12 mm by 12 mm. The package drawings and dimensions are provided in [Figure 11-1](#) and [Table 11-1](#).




Figure 11-1. AR9341 Package Drawing

Table 11-1. Package Dimensions

Dimension Label	Min	Nom	Max	Unit	Min	Nom	Max	Unit
A	0.80	0.85	0.90	mm	0.031	0.033	0.035	inches
A1 <sup>[8]</sup>	0.00	0.02	0.05	mm	0.00	0.0008	0.002	inches
A2	0.65	0.70	0.75	mm	0.026	0.028	0.030	inches
A3	0.15 REF			mm	0.006 REF			inches
b	0.18	0.22	0.30	mm	0.007	0.009	0.012	inches
D/E	11.90	12.00	12.10	mm	0.469	0.472	0.476	inches
D1/E1	11.75 BSC			mm	0.463 BSC			inches
D2/E2	5.30	5.40	5.50	mm	0.209	0.213	0.217	inches
D3/E3								inches
eR								inches
eT								inches
L	0.30	0.40	0.50	mm	0.012	0.016	0.020	inches
K	0				8	—	—	inches
R	0				4	—	—	inches
aaa								inches
bbb								inches
ccc								inches
ddd								inches
eee								inches
fff								inches
ggg								inches
θ	5	—	15	°	5	—	15	°

**Notes:**

1. Controlling dimension: millimeter
2. Reference Document: JEDEC MO-267

## 12.Ordering Information

The order number AR9341-AL1A specifies a lead-free standard-temperature version of the AR9341.

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Atheros assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any updates. Atheros reserves the right to make changes, at any time, to improve reliability, function or design and to attempt to supply the best product possible.

Document Number: MKG-1452 Ver. 1.0



---

**Atheros Communications, Incorporated**

1700 Technology Drive  
San Jose, CA 95110  
tel: 408.773.5200  
fax: 408.773.9940  
[www.atheros.com](http://www.atheros.com)

*COMPANY CONFIDENTIAL  
Subject to Change without Notice*