

DiffTest: 基于香山处理器的 敏捷验证实践

徐易难 王华强 王凯帆 余子濠
中科院计算所

2022年8月26日@第二届RISC-V中国峰会

背景：高性能处理器敏捷开发


- 高性能处理器开发流程长、复杂度高，其中验证是耗时最长的阶段之一

- 验证墙：处理器设计与验证在敏捷度上持续扩大的差距

- 随着设计效率的提高与设计规模扩大，验证将成为处理器开发的瓶颈

$$\text{Amdahl's Law: } S_{latency}(s) = \frac{1}{(1-p) + \frac{p}{s}} < \frac{1}{1-p}$$

- 香山：两代架构开发过程中均在验证方面投入了大量的时间与人力



雁栖湖架构开发时间轴



南湖架构开发时间线



南湖架构
相比雁栖湖架构
在验证方面
花费了更多时间

背景：处理器功能正确性验证

- CPU的运行原理：冯诺依曼体系结构

- 运算器、控制器、存储器、输入设备、输出设备
- **存储程序原理**：CPU按约定执行存储器中的指令，直到结束

- CPU系统级验证：检查指令集级别行为正确性

```
while (!end) {  
    cpu.exec(1);  
}  
check_result();
```

(1) End-of-simulation
Comparison


```
while (!end) {  
    cpu.exec(1);  
}  
check_trace(N);
```

(2) Trace
Comparison

```
while (!end) {  
    cpu.exec(1);  
    check_trace(1);  
}
```

(3) Co-simulation

三种常见的CPU系统级验证方案



冯诺依曼结构


DiffTest: 指令级在线差分验证框架[1]

• 基本流程

- 处理器仿真产生指令提交/其他状态更新
- 模拟器执行相同的指令
- 比较两者状态, 报错或继续

• 指令集Golden模型(REF): NEMU

- NEMU: 速度极快的RISC-V解释器[2]
- 假设NEMU是完全正确的
- 如何验证NEMU的正确性是另一件事情
- 也支持Spike作为Golden



基本验证框架

```
while (1) {  
    icnt = cpu_step();  
    nemu_step(icnt);  
    r1s = cpu_getregs();  
    r2s = nemu_getregs();  
    if (r1s != r2s) { abort(); }  
}
```

在线对比机制

[1] 王凯帆, 王华强. SMP-MArch-Diff: 支持多处理器和RV微结构状态的差分测试方法. <https://www.bilibili.com/video/BV1NM4y1T7Hz>

[2] 余子濠. NEMU: 一个效率接近QEMU的高性能解释器. <https://www.bilibili.com/video/BV1Zb4y1k7RJ>


回顾：仅依靠模拟器验证的瓶颈

- 模拟器无法仅靠自己的一些行为上与正确的处理器对齐
- 无法依靠模拟器直接验证处理器的行为

与外部输入相关的行为	与微结构相关的行为	与一致性相关的行为
外部中断	时钟中断	LR/SC
MMIO	Page Fault	多核

回顾：无法对齐的行为分析

- 案例：缺页异常的产生与否可能与微结构有关
- 在**没有**使用同步指令的情况下，对**页表**的更改是否对地址映射产生影响？
 - RISC-V 标准没有给出严格约束，是否产生影响**均是可以接受**的行为



会存储一部分已提交 store 的数据
这些数据对页表是**不可见**的

模拟器不具备与设计一致的微结构，如何确定该怎么走？


验证中的非确定性行为

- **验证：用某些方法确认REF与DUT之间的一致性**

- REF：参考模型 (Reference Model, Golden Model)
- DUT：待测设计 (Design Under Test)

- **非确定性行为**：REF由于信息缺失而认为DUT有“非确定性”的行为表现

- 背后的原因：由于REF和DUT在细节上的差异，导致他们的行为存在分歧 (divergence)
- 导致的结果：REF无法判断什么是“正确”的结果，无法确认DUT的正确性



```
class DUT {
    private T num = LFSR64(0xdeadbeaf);

    bool is_good() {
        return (num > 789);
        num.step();
    }
}
```


is_good()

REF




Co-simulation in Conventional Verification

- **Verify the consistency of outputs of DUT and REF**
 - DUT (design-under-test): RTL codes
 - REF (reference model): Golden model, written in SV/C/C++




REF requires impl. details



REFs design is slower than DUTs

敏捷设计背景下的验证难题

- 敏捷开发允许更快的设计迭代速度，验证如何跟上？
 - 如果REF要涉及DUT的设计细节，那么REF和相关验证代码的维护将非常复杂
 - 缺页异常的案例：需要实现微结构对齐的模拟器作为REF，才能确保获得正确的结果
- 理想：针对不同的设计，复用验证逻辑和代码




Diff-Rule based Agile Verification (DRAV)

- What is correctness?
- What is a Golden REF?
- Insights
 - Specifications are eventual golden REFs.
 - A given a design specification can lead to diverse implementations.
- How to describe specifications?
 - Natural Languages (NLs), SAIL model, SystemVerilog (SV),




Diff-Rule based Agile Verification (DRAV)

- Use rules to describe behaviors defined by spec
 - **Example #1:** DUT and REF should have the same architectural states then they execute the same number of instructions.
 - **Example #2:** A page fault exception can be triggered in DUT even if it does not occur in REF.



Diff-Rule based Agile Verification (DRAV)






DiffTest: 通用的在线差分验证框架

基本流程


- 处理器仿真产生指令提交/其他状态更新
- 模拟器执行相同的指令
- 比较两者状态，报错或继续



不同的验证框架搭建方式

DRAV: 如何更好地支持 RISC-V 处理器敏捷验证

- 更多的处理器、更复杂的场景、更快速的设计迭代
- 使用 Diff-rule 描述设计规范所允许的行为
- 使用 Probe 完成微结构信息的传递




降低验证框架与 REF 的复用成本

Diff-rule: 定位设计规范中的非确定性


- Diff-rule: 在特定的场景下, 允许设计具有多种合法行为
- 关键: 定位设计规范中的非确定性, 并在验证框架中以一定规则要求放松检查
- 非确定性: 以 RISC-V 处理器为例
 - 推测的地址翻译 Speculative address translation
 - 缓存层次与多核 cache hierarchy and multi-core scenarios
 - 其他更多的内容: 中断、LR/SC指令、硬件性能计数器等

来源①：推测的地址翻译

Linux: performance improvement by lazily executing sfence.vma



Hardware: performance improvement by speculative address translation



- Linux 在分配新页表后，会选择**不冲刷 TLB 缓存**，造成**不确定的缺页事件**
 - RISC-V 允许 TLB 的推测访问，且允许缓存无效项，实现性能优化
 - Linux 通过减少 TLB 冲刷，推测认为 TLB 能够拿到有效 PTE，实现性能优化
- **从验证角度看，REF如何确定此时的CPU是否应当触发缺页异常？**

来源①：推测的地址翻译

- **解决方案：维护微结构体系结构状态**

- 需要至少维护 Store Queue, Store Buffer, TLB, PTW, Cache等大量微体系结构状态
- 维护成本过高，无法满足敏捷开发快速迭代的要求

- **DiffTest：仅维护 RISC-V 体系结构状态，允许 DUT 发生缺页异常**

- 同时提示Warning，并在发生异常后，检查两者状态是否一致、
- 可实现更多的检查，以确保行为符合RISC-V规范，如维护sfence.vma后的store请求历史
- 维护成本低，可实现；设计行为符合规范，但无法确认设计行为与设计意图一致

来源②：缓存层次与多核


- Load 指令允许本地 store buffer + 全局 global memory 的存在

- **REF 如何确定一个核的写入何时被另一个核看见**

- 多核存在exponential interleaving space of concurrent memory accesses
- 完整的多核REF搭建复杂度极高，涉及到大量的微结构行为细节

- **DiffTest：使用单核 REF + Global Memory 实现多核验证**

- Global Memory: 维护全局内存状态，基于 store buffer 请求握手时刻进行数据更新
- Diff-rule: 当Load数据与单核REF不一致时，允许从Global Memory中获取新数据




更多的非确定性行为来源

- **中断：可标记在任意一条指令上，REF无法确定准确位置**
 - Diff-rule：允许DUT发生中断，检查中断后的状态是否正确
- **LR/SC指令：SC可能因为特定的微结构状态导致失败**
 - Diff-rule：允许SC指令失败，检查失败后的状态是否正确
- **指令融合：CPU可能将多条指令融合成一个，并只提交一次**
 - Diff-rule：允许DUT合并提交多条指令，检查执行完成后的结果是否正确
- **硬件性能计数器：大量微结构相关的性能计数器**
 - Diff-rule：允许在比较时跳过一些指令，将这些指令的寄存器写回结果更新至REF

DiffTest: 对验证目标的清晰定义


- **最佳的 RISC-V 处理器系统级 co-simulation 框架**
 - 在这一场景下，验证关注的是指令集层面的兼容性
 - **核心问题：对指令集层面非确定性行为的刻画**
- **配合更丰富的验证工作，完成对处理器的多层次验证**
 - BPUTester：关注分支预测部件的性能情况
 - 浮点单元测试：关注浮点运算部件的行为正确性
 - TL-Test：关注Cache的行为正确性
 -



DiffTest架构

Probe: 沟通设计与验证之间的桥梁

- 设计变动频繁，如何实现验证框架的可复用性
 - 验证接口变动、设计参数变动
- 关键：Chisel等高层次HDL支持code-generation，可以自由嵌入验证代码
 - 结构化的bundle定义，自动化的函数生成，参数化的设计与验证代码 → 通用的验证框架
- **DiffTest = diff-rules + probes**





DiffTest: 极低的性能开销与良好的可扩展性

- C/C++代码实现的REF和diff-rules
- 基于DPI-C完成信息传递
- 基于Diff-rule扩展验证能力
 - 多层次的diff-rule设计
 - 可复用的验证框架
- 基于Probe支持更丰富的调试能力
 - ArchDB: 自动生成的SQL

```
[ 0.000000] OF: fdt: Ignoring memory range 0x80000000 - 0x80200000
[ 0.000000] Linux version 4.18.0-00048-g9be229d2ec2c-dirty (wkf@xiangshan-06) (gcc version 9.2.0 (GCC)) #159 SMP Sur
[ 0.000000] bootconsole [early0] enabled
[ 0.000000] Initial ramdisk at: 0x(____ptrval____) (23552 bytes)
[ 0.000000] Zone ranges:
[ 0.000000]   DMA32     empty
[ 0.000000]   Normal [mem 0x0000000080200000-0x0000000081ffffff]
[ 0.000000] Movable zone start for each node
[ 0.000000] Early memory node ranges
[ 0.000000]   node   0: [mem 0x0000000080200000-0x0000000081ffffff]
[ 0.000000] Initmem setup node 0 [mem 0x0000000080200000-0x0000000081ffffff]
[ 0.000000] Cannot allocate SWIOTLB buffer
[ 0.000000] elf_hwcap is 0x112d
[ 0.000000] percpu: Embedded 11 pages/cpu @(____ptrval____) s15072 r0 d29984 u45056
[ 0.000000] Built 1 zonelists, mobility grouping on. Total pages: 7575
[ 0.000000] Kernel command line: root=/dev/mmcblk0 rootfstype=ext4 ro rootwait earlycon
[ 0.000000] Dentry cache hash table entries: 4096 (order: 3, 32768 bytes)
[ 0.000000] Inode-cache hash table entries: 2048 (order: 2, 16384 bytes)
[ 0.000000] Sorting __ex_table...
[ 0.000000] Memory: 28936K/30720K available (780K kernel code, 78K rdata, 109K rodata, 110K init, 100K bss, 1784K 1
[ 0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=2, Nodes=1
[ 0.000000] Hierarchical RCU implementation.
[ 0.000000] NR_IRQS: 0, nr_irqs: 0, preallocated irqs: 0
[ 0.000000] clocksource: riscv_clocksource: mask: 0xffffffffffffffff max_cycles: 0x1d854df40, max_idle_ns: 35263616:
[ 0.000000] console [hvc0] enabled
[ 0.000000] console [hvc0] enabled
[ 0.000000] bootconsole [early0] disabled
[ 0.000000] bootconsole [early0] disabled
[ 0.000000] Calibrating delay loop (skipped), value calculated using timer frequency.. 2.00 BogoMIPS (lpj=10000)
[ 0.000000] pid_max: default: 4096 minimum: 301
[ 0.000000] Mount-cache hash table entries: 512 (order: 0, 4096 bytes)
[ 0.000000] Mountpoint-cache hash table entries: 512 (order: 0, 4096 bytes)
[ 0.000000] Hierarchical SRCU implementation.
[ 0.000000] smp: Bringing up secondary CPUs ...
[ 0.000000] smp: Brought up 1 node, 2 CPUs
[ 0.000000] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 19112604462750000 ns
[ 0.000000] clocksource: Switched to clocksource riscv_clocksource
[ 0.000000] Unpacking initramfs...
[ 0.000000] workingset: timestamp_bits=62 max_order=13 bucket_order=0
[ 0.000000] random: get_random_bytes called from 0xffffffff8001f012 with crng_init=0
[ 0.000000] Freeing unused kernel memory: 108K
[ 0.000000] This architecture does not have kernel memory protection.
Hello, RISC-V World!
HIT GOOD TRAP at pc = 0x7f80034ee6
total guest instructions = 5,626,704
```


双核 Linux Kernel 启动

Overhead: <1%

DiffTest的使用方法

• 工作流程拆解

- 处理器仿真产生指令提交/其他状态更新
- 模拟器执行相同的指令
- 比较两者状态，决定报错或继续



基本验证框架

仿真框架

抓取CPU信息

REF(NEMU, Spike)
运行

结果对比

DiffTest流程①：仿真框架

- 支持CPU全系统仿真，包含RAM、UART、SD卡等外设
 - SOC中包含一个SimMMIO，并通过它来完成外设的交互，实现上是用了DPIC

SimAXI4RAM

CPU

SimMMIO
Flash UART
sdcard ...

```
17 import "DPI-C" function void ram_write_helper
18 /
19 input longint wIdx,
20 input longint wdata,
21 input longint wmask,
22 input bit wen
23 );
24
25 import "DPI-C" function longint ram_read_helper
26 (
27 input bit en,
28 input longint rIdx
29 );
30
31 module RAMHelper(
32 input clk,
33 input en,
34 input [63:0] rIdx,
35 output [63:0] rdata,
36 input [63:0] wIdx,
37 input [63:0] wdata,
38 input [63:0] wmask,
39 input wen
40 );
41
42 assign rdata = ram_read_helper(en, rIdx);
43
44 always @(posedge clk) begin
45     ram_write_helper(wIdx, wdata, wmask, wen && en);
46 end
47
48 endmodule
```

硬件侧 (ram.v)

```
199 extern "C" uint64_t ram_read_helper(uint8_t en, uint64_t rIdx)
200 {
201     return 0;
202     if (en && rIdx >= EMU_RAM_SIZE / sizeof(uint64_t)) {
203         rIdx %= EMU_RAM_SIZE / sizeof(uint64_t);
204     }
205     pthread_mutex_lock(&ram_mutex);
206     uint64_t rdata = (en) ? ram[rIdx] : 0;
207     pthread_mutex_unlock(&ram_mutex);
208     return rdata;
209 }
210
211 extern "C" void ram_write_helper(uint64_t wIdx, uint64_t wdata, uint64_t wmask, uint8_t wen)
212 {
213     if (wen && ram) {
214         if (wIdx >= EMU_RAM_SIZE / sizeof(uint64_t)) {
215             printf("ERROR: ram wIdx = 0x%lx out of bound!\n", wIdx);
216             assert(wIdx < EMU_RAM_SIZE / sizeof(uint64_t));
217         }
218         pthread_mutex_lock(&ram_mutex);
219         ram[wIdx] = (ram[wIdx] & ~wmask) | (wdata & wmask);
220         pthread_mutex_unlock(&ram_mutex);
221     }
222 }
```

仿真框架 (ram.cpp)

DiffTest流程②：抓取CPU信息

- Chisel中定义并拉取原始信息
- 将原始信息存进C++的数据结构
- 使用C++中的数据完成后续验证流程

```
279 class DifftestBaseModule[T <: DifftestBundle](gen: T) extends DifftestModule[T] {
280   val io = IO(gen)
281   instantiate()
282 }
283
284 class DifftestArchEvent extends DifftestBaseModule(new DiffArchEventIO)
285 class DifftestBasicInstrCommit extends DifftestBaseModule(new DiffBasicInstrCommitIO)
286 class DifftestInstrCommit extends DifftestBaseModule(new DiffInstrCommitIO)
287 class DifftestBasicTrapEvent extends DifftestBaseModule(new DiffBasicTrapEventIO)
288 class DifftestTrapEvent extends DifftestBaseModule(new DiffTrapEventIO)
289 class DifftestCSRState extends DifftestBaseModule(new DiffCSRStateIO)
290 class DifftestDebugMode extends DifftestBaseModule(new DiffDebugModeIO)
291 class DifftestIntWriteback extends DifftestBaseModule(new DiffIntWritebackIO)
292 class DifftestFpWriteback extends DifftestBaseModule(new DiffFpWritebackIO)
293 class DifftestArchIntRegState extends DifftestBaseModule(new DiffArchIntRegStateIO)
294 class DifftestArchFpRegState extends DifftestBaseModule(new DiffArchFpRegStateIO)
295 class DifftestSbufferEvent extends DifftestBaseModule(new DiffSbufferEventIO)
296 class DifftestStoreEvent extends DifftestBaseModule(new DiffStoreEventIO)
297 class DifftestLoadEvent extends DifftestBaseModule(new DiffLoadEventIO)
298 class DifftestAtomicEvent extends DifftestBaseModule(new DiffAtomicEventIO)
299 class DifftestPtwEvent extends DifftestBaseModule(new DiffPtwEventIO)
300 class DifftestRefillEvent extends DifftestBaseModule(new DiffRefillEventIO)
301 class DifftestLrScEvent extends DifftestBaseModule(new DiffLrScEventIO)
302 class DifftestRunaheadEvent extends DifftestBaseModule(new DiffRunaheadEventIO)
```

传入一些bundle信息
自动生成DPIC调用

硬件侧 (Difftest.scala)

```
41 INTERFACE_BASIC_TRAP_EVENT {
42   RETURN_NO_NULL
43   auto packet = difftest[coreid]->get_trap_event();
44   packet->valid = valid;
45   packet->cycleCnt = cycleCnt;
46   packet->instrCnt = instrCnt;
47   packet->hasWFI = hasWFI;
48 }
49
50 INTERFACE_ARCH_EVENT {
51   RETURN_NO_NULL
52   auto packet = difftest[coreid]->get_arch_event();
53   packet->interrupt = intrNo;
54   packet->exception = cause;
55   packet->exceptionPC = exceptionPC;
56   packet->exceptionInst = exceptionInst;
57 }
58
59 INTERFACE_BASIC_INSTR_COMMIT {
60   RETURN_NO_NULL
61   auto packet = difftest[coreid]->get_instr_commit(index);
62   packet->valid = valid;
63   if (packet->valid) {
64     packet->skip = skip;
65     packet->isBVC = isBVC;
66     packet->isE1 = isE1;
67     packet->rfwen = rfwen;
68     packet->fpEn = fpEn;
69     packet->wpevt = wpevt;
70     packet->writeback = writeback;
71   }
72 }
```

DPIC计数器将信号
存到C的struct中
(暂时是人工写的)

中间层 (interface.cpp)

```
187 typedef struct {
188   uint8_t valid = 0;
189   uint8_t is_load;
190   uint8_t need_wait;
191   uint64_t pc;
192   uint64_t oracle_vaddr;
193 } run_ahead_memdep_pred_t;
194
195 typedef struct {
196   uint64_t gpr[DIFFTEST_MAX_PRF_SIZE];
197   uint64_t fpr[DIFFTEST_MAX_PRF_SIZE];
198 } physical_reg_state_t;
199
200 typedef struct {
201   trap_event_t trap;
202   arch_event_t event;
203   instr_commit_t commit[DIFFTEST_COMMIT_WIDTH];
204   arch_reg_state_t regs;
205   arch_csr_state_t csr;
206   debug_mode_t dmregs;
207   sbuffer_state_t sbuffer[DIFFTEST_SBUFFER_RESP_WIDTH];
208   store_event_t store[DIFFTEST_STORE_WIDTH];
209   load_event_t load[DIFFTEST_COMMIT_WIDTH];
210   atomic_event_t atomic;
211   ptw_event_t ptw;
212   refill_event_t refill;
213   lr_sc_event_t lrsc;
214   run_ahead_event_t runahead[DIFFTEST_RUNAHEAD_WIDTH];
215   run_ahead_commit_event_t runahead_commit[DIFFTEST_RUNAHEAD_WIDTH];
216   run_ahead_redirect_event_t runahead_redirect;
217   run_ahead_memdep_pred_t runahead_memdep_pred[DIFFTEST_RUNAHEAD_WIDTH];
218   physical_reg_state_t pregs;
219 } difftest_core_state_t;
```

使用struct信息
完成验证

验证侧 (difftest.cpp)

DiffTest流程③：REF运行

- 基本原理：CPU执行一条指令，NEMU也执行一条指令

```
134 num_commit = 0; // reset num_commit this cycle to 0
135 // interrupt has the highest priority
136 if (dut.event.interrupt) {
137     dut.csr.this_pc = dut.event.exceptionPC;
138     do_interrupt();
139 } else if (dut.event.exception) {
140     // We ignored instrAddrMisaligned exception (0) for better debug interface
141     // XiangShan should always support RVC, so instrAddrMisaligned will never
142     // TODO: update NEMU, for now, NEMU will update pc when exception happen
143     dut.csr.this_pc = dut.event.exceptionPC;
144     do_exception();
145 } else {
146     // TODO: is this else necessary?
147     for (int i = 0; i < DIFFTEST_COMMIT_WIDTH && dut.commit[i].valid; i++) {
148         do_instr_commit(i);
149         dut.commit[i].valid = 0;
150         num_commit++;
151         // TODO: let do_instr_commit return number of instructions in this uop
152         if (dut.commit[i].fused) {
153             num_commit++;
154         }
155     }
156 }
```

对每一条提交的指令，
调用do_instr_commit

让REF同样执行一条指令

```
273
274 // single step exec
275 proxy->exec(1);
276 // when there's a fused instruction
277 if (dut.commit[i].fused) {
278     proxy->exec(1);
279 }
```

```
258 // MMIO accessing should not be a branch or jump, just +2/+4 to get the next pc
259 // to skip the checking of an instruction, just copy the reg state to reference design
260 if (dut.commit[i].skip || (DEBUG_MODE_SKIP(dut.commit[i].valid, dut.commit[i].pc, dut.commit[i].inst))) {
261     proxy->regcpy(ref_regs_ptr, REF_TO_DIFFTEST);
262     ref.csr.this_pc += dut.commit[i].isRVC ? 2 : 4;
263     if (realWen) {
264         // We use the physical register file to get wdata
265         // TODO: what if skip with fpwen?
266         ref_regs_ptr[dut.commit[i].wdest] = get_commit_data(i);
267         // printf("Debug Mode? %x is ls? %x\n", DEBUG_MEM_REGION(dut.commit[i].valid, dut.commit[i].pc), IS_LOAD_S
268         // printf("skip %x %x %x %x %x\n", dut.commit[i].pc, dut.commit[i].inst, get_commit_data(i), dut.commit[i]
269     }
270     proxy->regcpy(ref_regs_ptr, DIFFTEST_TO_REF);
271     return;
272 }
```

还有一些例化情况，比如NEMU无法模拟的外设访问等

CPU的状态会被拷贝给NEMU

DiffTest流程④：结果对比

- 对比通用寄存器和CSR的值

```
78 typedef struct {
79     uint64_t gpr[32];
80     uint64_t fpr[32];
81 } arch_reg_state_t;
82
83 typedef struct __attribute__((packed)) {
84     uint64_t this_pc;
85     uint64_t mstatus;
86     uint64_t mcause;
87     uint64_t mepc;
88     uint64_t sstatus;
89     uint64_t scause;
90     uint64_t sepc;
91     uint64_t satp;
92     uint64_t mip;
93     uint64_t mie;
94     uint64_t mscratch;
95     uint64_t sscratch;
96     uint64_t mideleg;
97     uint64_t medeleg;
98     uint64_t mtval;
99     uint64_t stval;
100    uint64_t mtvec;
101    uint64_t stvec;
102    uint64_t privilegeMode;
103 } arch_csr_state_t;
```

对比两侧的寄存器值

```
178 v if (memcmp(dut regs ptr, ref regs ptr, DIFFTEST_NR_REG * sizeof(uint64_t))) {
179     display();
180 v     for (int i = 0; i < DIFFTEST_NR_REG; i++) {
181 v         if (dut_regs_ptr[i] != ref_regs_ptr[i]) {
182 v             printf("%7s different at pc = 0x%010lx, right= 0x%016lx, wrong = 0x%016lx\n",
183                 reg_name[i], ref.csr.this_pc, ref_regs_ptr[i], dut_regs_ptr[i]);
184         }
185     }
186     return 1;
187 }
188
189 return 0;
```

```
377 int DiffTest::do_store_check() {
378     for (int i = 0; i < DIFFTEST_STORE_WIDTH; i++) {
379         if (!dut.store[i].valid) {
380             return 0;
381         }
382         auto addr = dut.store[i].addr;
383         auto data = dut.store[i].data;
384         auto mask = dut.store[i].mask;
385         if (proxy->store_commit(&addr, &data, &mask)) {
386             display();
387             printf("Mismatch for store commits %d: \n", i);
388             printf(" REF commits addr 0x%lx, data 0x%lx, mask 0x%x\n", addr, data, mask);
389             printf(" DUT commits addr 0x%lx, data 0x%lx, mask 0x%x\n",
390                 dut.store[i].addr, dut.store[i].data, dut.store[i].mask);
391             return 1;
392         }
393         dut.store[i].valid = 0;
394     }
395     return 0;
396 }
```

还有更多对比，
比如STORE的结果



DiffTest-NG: Next-Generation DiffTest

- 面向高层次设计的通用验证流程与编程框架： Verification with High-level HDLs

chiseltest

Chiseltest is the *batteries-included* testing and formal verification library for Chisel-based RTL designs. Chiseltest emphasizes tests that are lightweight (minimizes boilerplate code), easy to read and write (understandability), and compose (for better test code reuse).

ChiselVerify: A Hardware Verification Library for Chisel

In this repository, we propose ChiselVerify, which is the beginning of a verification library within Scala for digital hardware described in Chisel, but also supporting legacy components in VHDL, Verilog, or SystemVerilog. The library runs off of ChiselTest for all of the DUT interfacing.

A technical report describes the library in detail: [Open-Source Verification with Chisel and Scala](#).

Dynamic Verification Library for Chisel

Yuan-Cheng Tsai

EECS Department
University of California, Berkeley
Technical Report No. UCB/EECS-2021-132
May 15, 2021

<http://www2.eecs.berkeley.edu/Pubs/TechRpts/2021/EECS-2021-132.pdf>


As Chisel (Berkeley's open source SoC development framework) and Chisel (Berkeley's open source hardware description language) are rapidly growing in popularity within both academia and industry, the need of a compatible verification library is stronger than ever. The industry standard Verilog is not suitable with Chisel's modularity, although the generated Verilog can be verified, readability and debuggability is challenging for large designs. However, as Chisel is built upon Scala, a general multi-paradigm programming language, special high-level constructs such as higher classes and generics that Chisel circuits are implemented by are very difficult to represent in SystemVerilog. The open-source Chisel verification library remedies this discussion between Chisel and Verilog by providing high-level verification constructs for Chisel. Additionally, to remedy all of Chisel's current benefits of the both components (abstractness such as the classes and modules), and also supports common interfaces such as the Decoupled and Flap via interface. Moreover, the library includes a link like specification language (SL), that enables users to write property assertions on output traces. The library has been used in several applications, such as the verification of a RAM module, L2 cache, as well as an AES cryptography accelerator.

ChiselTest (UCB)


ChiselVerify (DTU)

Verif (UCB)

- FPGA加速的验证流程： DiffTest (and Debugging Plugins) on FPGA



FireSim[ISCA'18]




DESSERT[FPL'18]



DiffTest: 通用的在线差分验证框架

• 基本流程

- 处理器仿真产生指令提交/其他状态更新
- 模拟器执行相同的指令
- 比较两者状态, 报错或继续



不同的验证框架搭建方式

• DRAW: 如何更好地支持 RISC-V 处理器敏捷验证

- 更多的处理器、更复杂的场景、更快速的设计迭代
- 使用 Diff-rule 描述设计规范所允许的行为
- 使用 Probe 完成微结构信息的传递

• 已在一生一芯等项目中得到应用, 欢迎大家试用

特性	DiffTest支持情况
场景	RISC-V, Cache, ...
语言支持	Chisel, Verilog
多核支持	Yes
指令集模拟器(REF)	NEMU, Spike
仿真器	Verilator, VCS
调试插件	LightSSS, ChiselDB等

谢谢!
请批评指正