

mflowgen: A Modular Flow Generator and Ecosystem for Community-Driven Physical Design

**Christopher Torng** 

### Complex systems are not easy to build



Apple M1 (2020) **Transistor Count**: 16 billion



Apple M1 Pro (2021) Transistor Count: 34 billion The required expertise in **physical design** to work on such systems is high

### How do we reduce the **design effort** of building complex systems?

#### **Monolithic Tcl Scripts**

et tile_id_win_y [lindex	set helo, nongin_b [snop_to_prid
tile_ht_scoords 0]	Storget_morphin 0.576 0)
et tile_id_max_y [lindex	set holo_margin_1 [snap_to_grid
tile_ts_y_coords end]	Starget_morphin (0.09-0)
et tile_id_max_x 0.15	hat unapped height [unap_to_grid
	Sanon, height 0,576 0]
f SILEN-(PHR_ABARES (	set height diff [expr towered he
FRACE Region Bounding Box.	Buron, height ]
puts "HMON Region Sounding Soc"	set holo_mergin_t [unap_to_grid
set offset 4.5	Starget_Mongin @ 576 Sheight_diff]
set por_width 14	set shopped statil [shop to grid
IF [report Tile_PE_\$ :: env(DESSON)] {	Scrut, #10th 0.09 0]
set con_height 14	set width_diff [expr Stropped,wid
) else (	Esperant wighth
set con height 11	set holo_morgin_r [snop_to_grid
	Storget_norgin 0.09 Swidth_diff]
set our height ship (expr	BER END HALD MAKEN CALCULATIONS.
eii(Soon, height/Spolypiitch, s)*	set shin spoking a even [ship.to.
polyoitsh.y]	fear Soon,width + 34] 0.09 Swidth.
if [regers Tile_FE 1 ====(DESIGN)] (	set snam, specing, x, odd 0
set gon is [expr leight/2 -	set short specingly 0
oce, width/2 + foffset -18]	set total_shap,width [expr 2*
) else (	Summer wight - Saren specing a even
set our. 1x [expr Swidtly2 -	set snow_stort_s [snop_to.gnid [e
con.width/2 + Soffset1	Clwidth - Stotal_snos.width) / 21 0
	set snon start y [snop, to, grid [a
tet on he man faith cuil/form het	Playett - from beinhry / 21 B 570

# How do we reduce the **design effort** of building complex systems?

#### **Monolithic Tcl Scripts**

	Td.min.y	[lindex		
	id max y			
		end]		
tile	td_max_x	0.15		
puts set of set of	ffset 4.5 pr_width	gion Sour		
11 0	egeog Til	6.PE 1	<cp< td=""><td>esse</td></cp<>	esse

set don\_height 14

set oon height 11

and Neight sole Teatr

ion height/Sool witch and

set con is feast letent/2 -

set out, ix Euse inight/2 -

width/2 + Soffset -10]

stb/2 + Soffset]

[representing.PE \$::env(DESD0N)] |

con\_1x\_unop [expr cell(Sour\_1x)

else (

else (

helo, hergin, h [shee, to arid e\_mirgin @.5% 0) set holo mengin 1 [snap.to.prid t.monolini @.@9.@3 shapped height [shap to grid NULLER 0.576 03 height diff Tenne turned height set holo\_mergin\_t\_[unop\_to\_grid ert moroin @ 576 Sheight diff? set shopped width [unde to grid NOT NO 1011 0.09 01 set width.diff [ever \$incoosd.width rules and shifts set hold margin r [snap to grid in 9.09 Seidth diff? pocking\_k\_even [snop\_to\_prid apr Soon\_width + 34] 0.09 Swidth\_diff] set tran. spocing a odd 8 set short spectrally 0 set total\_snam\_width [expr 2\* set snow\_stort\_s [snop\_to\_prid [exp tol\_sron\_width5 / 21 0.09 0 set snow start y [snow to grid [espr Scrue twight5 / 21 0.576 0

#### **Opportunities for reuse are lost**

- Customizing for a design
- Customizing for a technology


How can we enable **community**-**driven physical design**?

✓ with a university as a testing ground?



TSMC 16nm

2x4 RRAM Macros (1 MB)	RRAM Ctris	LP SRAMs 512 KB	
1\$/D\$	-	RISC-V	
2x4 RRAM Macros	A	DNN ccelerator	
(1 MB)	1000		



TSMC 40nm

### TSMC 28n<sup>4</sup>m

### How do we reduce the **design effort** of building complex systems?

#### **Monolithic Tcl Scripts**

tile_id_min_y [lindex	set helo, nergin_b [snot
at hat y proop of a	Storget_morpin 0.576 0)
tile_id_max_y [lindex	set holo, nongin, 1 [sna
e_LE_y_coords end]	[9 co.0 nigrout_morphin 0.09 0]
tile_id_max_x 0.15	hat unapped height Ion
	Saron, height (0.576 #]
) CRARA JURY -	set height_diff [expr
Whow Region Bounding Box	Stron, height]
with "ARACH Region Bounding Box"	set holo,margin,t [inc
et offset 4.5	Sturget_morpin @ 576 She
et pon_width 14	set propped stats [viol
f [report Tile_PE_1:env(DESERV)] (	Stron_m18th 0.09101
set son, height 14	. set width_diff [expr 3
else (	Schon Width
set con_height 11	set holo_morgin_r [sho
	Storget_sorgin 0.09 Seld
et oon height_snip (espr	I HAR DID HALD MARSON CA
(Soon, height/Spolypitch_s)*	<ol> <li>set shim_specing_x_ever</li> </ol>
	[[expr Soon,width + 34] 0
f [regexp Tile_FE \$::env(DESIGN)] [	tet tran_tpocing_x_odd
set con_ix [expr 3+1/01/2 -	set short spocingly 0
cwidth/2 + foffest -10]	set total_wron_width [
else (	Summer wight a Summer spec
set oon, ix [copy Seldniv2 -	set snot stort a [snot
unidth/2 + Soffset]	Chridth - Stotpl sron wir

#### **Opportunities for reuse are lost**


- Customizing for a design
- Customizing for a technology

How can we enable **community**driven physical design?


> with a university as a testing ground?



**TSMC** 16nm



unap frape cell(Sour La



### Agile Flow Tool: mflowgen used in Stanford / USC / Cornell in chip tapeout courses


place


design.chkpt

power

design.chkpt

and research chip prototyping design.chk tech design.chk tech





TSMC 28nm

TSMC 40nm


# Reuse as much of previous systems as we can ... but this is very challenging

set design \$::em(DL3104)	globblivetConnect.vss -type-pgpin -pin VBB -Lnst *	Stile_id_win_y [lindex	Storpet_morgin 0.576 0]
set LNit_import_mode {-	b else (	het tile_id_mox_y Elindex	set halo_margin_l [snap_to_prid
treatUndefinedCellAsBbox Ø -	globolNetConnect VDD -type papin -pin	Stile_id_y_coords end]	Storget_sorgi= 8.09 0]
keepEnptyMbdule 1]	W00 -inst *	net tile.id.mox.x 0.35	set snapped_height [snap_to_prid
set init_verilog results_syn/syn_out.v	globolNetConnect VDD -type tiehi		Summ_hwight 8.576 8]
set init_design_netlisttype (Verilog)	globolNetConnect V55 -type pgpin -pin	IT STOPPOPULARARES (	set height_diff [expr isneed.he
set init_design_settop (0)	WSS -inst *	FRACH Regton Bounding Ros	Ssran, height 1
per init_lef_file Stef_file	globolNetConnect V55 -type tielo	puts "MACN Region Bounding Box"	set halo_morgin_t [snap_to_grid
	globolNetConnect VDD -type papin -pin	set offset 4.5	Storget_morph: 0.576 Sheight_diff]
(f_St:env(PWR_ABARE) {	WPP -Ltrit *	set con_width 14	set snopped_width [snop_to_prid
) else (	globalNetConnect V55 -type pgpin -pin	if [repeap Tile_PE_1::env(DES100)] {	Screen_width 0.09 0]
set init_pwr_net VDD	WEB -Lrst *	set oon_height 14	set width_diff [espr Spropped_wid
set init_ord_net VSS	10	) else (	[isran_width]
)		.set con_height 11	set halo_margin_r [snap_to_grid
	setNonoRouteMode -routeTopRoutingLayer	3	Storpet_eorgi= 0.09 Swidth.diff]
set init_assign_buffer (0)	Snox_route_layer(\$design)	set_con_height_snop_fexpr	. HAR END HALD HARGIN CALCULATIONS .
set init_menc_file//icripti/menc.tcl	setTrielRouteMode -maxRouteLoyer	cell(Soon_height/Spolypitch_y)*	set snon_spocing_x_even (snop_to,
set delaycol_use_default_delay_limit (1000)		[polypitch_y]	[expr Soon_width + 34] 0.09 Swidth,
<pre>set deloycal_default_net_deloy {1000.0ps]</pre>	setPinAssignMode -maxLayer	if [regexp Tile_PE 1::env(DESIGN)] {	set shan_spacing_x_odd @
<pre>set delaycal_default_net_load (2.0pf)</pre>	Snox_route_layer(\$design)	set oon_1x [expr Swidth/2 -	set snon_spacing_y 0
<pre>set delaycol_input_transition_delay {50ps}</pre>	setDesignMode -process 16	Soon_width/2 + Soffset -18]	set totol_srom_width [expr 2*
	A CONTRACTOR DO AND AND A DATA	) else (	Stran_width + Stran_spacing_x_even
setLibraryOhit stime Ins	at a state the treatment of a new fill with	set oon_1x [espr Swidth/2 -	set snon_start_x [snop_to_prid [e
	iset tile_info [colculate_tile_info	Soon_width/2 Soffset1	(fwigh - Statel_snam_wigh) / 2] 4
init_design	STile_PE_util STile_MemCore_util		set snan_stort_y [snap_to_grid [e
1076052505130K	Smin_tile_height Smin_tile_width	set con_ls_snop [expr ceil(boon_ls/	(Sheight - Ssram_height) / 2] 0.576
The state of the s	Stile_x_grid Stile_y_grid	<pre>Spolypitch_x]*Spolypitch_x]</pre>	
(F Strenv(PWR_AMARE) {	Stile_stripes_arroy]	set aonua (expr Salath/2 + Soonualath/	glbuf_srom_place Ssroms Ssrom_sta
read_power_intent -1881//scripts/	iset width [dict get Stile_info Sdesign,	R = Soffset - 3]	Ssran_start_y Ssran_spacing_s_even
upf_S::env(DESIGN).tcl	width]	set don_ux_snap [expr cell(Soon_ux/	Ssram_specing_x_odd Ssram_specing_y
commit_power_intent	iset height [dict get Stile_info idesign,	[Spolypitch_x]*Spolypitch_x]	Sbank,height Ssran,height Ssran,wid
write_power_intent -1881 upf.out	height]	modifyPowerDonainAttr AON -box	
	and the state state of the state of the state	Soon_1x_snap [even Sheight -	addHaloToBlock -silMacro 1 = 10 =
of Science (PWR, AMARE) (	floorPlan -site core -s Swidth Sheight 0 0.		Shalo_margin_> Shalo_margin_r Shalo
if Scienv(PWR,AMARE) [ iglobalNetConnect VDD.SW -type tight -	createRouteBlk -name cut0 -cutLayer all -	Soon_ux_snop [copr Sheight = 10* Soolypitch_y] _minGops Spolypitch_y	
globalNetConnect VLD_SM -type flehi - powerdompin TOP	box [list @ [expr Sheight - 0.5] Swidth	Sociypitch_y [mor Sociypitch_y*6] [mor	set by 0.576
globalWetConnect VD0 -type tiehi -	(expr Sheight + 1)]	Spotypitchuy (expr spotypitchuk/oj (expr	createPlaceBlackage -name botpb -bo
powerdospin AON		balse (	fresteriockage -name botto -se


Long TCL files that accomplish many things

Where is the reusable snippet of code?

If I add commands, will it break code elsewhere in this file? Code customization prevents future reuse





 Scripts tied to a particular
 technology (process node, library vendors, pdk)



2. Scripts tied to a particulardesign (custom power strategy, physical tiling, abutment)


# Physical design flows look similar yet different





Technology: 16nm Design: Crypto Accel Stanford University **Technology**: 12nm **Design**: Video Decoder


# Key Idea: Embrace Modularity



# **Hypothesis #1**: There is common code we can directly reuse despite custom code

Technology: 16nm Design: Crypto Accel Stanford University Technology: 12nm Design: Video Decoder

# Key Idea: Embrace Modularity



**Hypothesis #1**: There is common code we can directly reuse despite custom code

**Hypothesis #2**: We can construct an *overwhelming majority* of a new project from such pieces

Technology: 16nm Design: Crypto Accel Stanford University Technology: 12nm Design: Video Decoder


Agile Flow Tools
------------------

System Goals
Design principles that
enable and maximize
reuse

Modular Flow Generators Abstractions and DSL to build and generate modular flows

#### Community

Features to support community-driven physical design



### System Goal

### Observation

### Requirement

**Code Reuse** - "To meaningfully reduce design effort, we require *significant* code reuse"

### System Goal

**Code Reuse -** "To meaningfully reduce design effort, we require *significant* code reuse"

### Observation

Need to reuse *an extremely high degree* of the physical design flow (90%+)

#### Requirement

### System Goal

**Code Reuse** - "To meaningfully reduce design effort, we require *significant* code reuse"

### Observation

Need to reuse *an extremely high degree* of the physical design flow (90%+)

#### Requirement

Capture both **coarse-grain reuse** and **fine-grain reuse** 

Support mechanisms to **tweak** reusable code in small ways

### System Goal

**Code Reuse** - "To meaningfully reduce design effort, we require *significant* code reuse"

#### Observation

Need to reuse *an extremely high degree* of the physical design flow (90%+)

#### Requirement

Capture both **coarse-grain reuse** and **fine-grain reuse** 

Support mechanisms to tweak reusable code in small ways

**Code Reuse** - "Composition must support code from different designs and technologies" Existing flows will unavoidably be customized for specific designs and technologies

Mechanism to check for **composability** of flow scripts and code fragments

Needs a static code analysis approach because flow scripts are distributed across tools, not in memory at the same time

### System Goal

**Code Reuse -** "To meaningfully reduce design effort, we require *significant* code reuse"

### Observation

Need to reuse *an extremely high degree* of the physical design flow (90%+)

#### Requirement

Capture both **coarse-grain reuse** and **fine-grain reuse** 

Support mechanisms to **tweak** reusable code in small ways

**Code Reuse** - "Composition must support code from different designs and technologies" Existing flows will unavoidably be customized for specific designs and technologies

Mechanism to check for **composability** of flow scripts and code fragments

**Rapid Feedback** - "Feedback on inconsistent composition must be both rapid and early"

Stanford University

Inconsistent composition can easily break any newly composed flow


Dynamic checks are slow because **physical design tools run for ~days** 

Needs a static code analysis approach because flow scripts are distributed across tools, not in memory at the same time

# Agile Flow Tools


System Goals Design principles that enable and maximize reuse

Modular Flow Generators Abstractions and DSL to build and generate modular flows




#### Community

Features to support community-driven physical design



### Modular Nodes


**Graph View** 




Function signature with file-

based inputs and outputs

### **File System View**




### **Configuration Schema**



Recall Goal #1: Capture both fine-grain and coarse-grain reuse Stanford University

# Modular Flow Generator



Python-Embedded Graph-**Building DSL** q = Graph()g.add node( .. ) g.connect( .. )

g.update params( .. )

Recall Goals #1 and #2: DSL allows flexibility to reuse 90%+ of graph


Stanford University

code that moves (links) files to next island


### Example Teaching Graph

[1] <u>https://theopenroadproject.org</u>[2] <u>https://github.com/google/skywater-pdk</u>

Other nodes are Static Vendor Packages



### Naturally capture hierarchical graphs



# Agile Flow Tools


System Goals Design principles that enable and maximize reuse

	$\equiv$	

Modular Flow Generators Abstractions and DSL to build and generate modular flows

#### Community

Features to support community-driven physical design



### mflowgen Demo - Greatest common divisor

- --> cd /aha/
- --> mflowgen run –demo
- --> cd mflowgen-demo
- --> mkdir build && cd build
- --> mflowgen run --design ../GcdUnit

Caveat: Commercial physical design tools are not installed, so this demo will be limited!

### mflowgen Demo – Flow runner

Nodes in the graph have numbers (topographical sort)

- Status
  - make status
- Running a node
  - make freepdk-45nm
  - make 1

#### Stanford University

#### Status:

	build	->	0	constraints
	build	->	1	freepdk-45nm
	build	->	2	info
	build	->	3	rtl
	build	->	4	testbench
	build	->	5	synopsys-dc-synthesis
	build	->	6	cadence-innovus-flowsetup
	build	->	7	verif_post_synth
	build	->	8	cadence-innovus-init
	build	->	9	cadence-innovus-power
	build	->	10	cadence-innovus-place
	build	->	11	cadence-innovus-cts
	build	->	12	cadence-innovus-postcts_hold
	build	->	13	cadence-innovus-route
	build	->	14	cadence-innovus-postroute
	build	->	15	cadence-innovus-postroute_hold
	build	->	16	cadence-innovus-signoff
	build	->	17	mentor-calibre-gdsmerge
	build	->	18	synopsys-pt-timing-signoff
	build	->	19	synopsys-ptpx-genlibdb
	build	->	20	synopsys-vcs-sim
	build	->	21	verif_post_layout
	build	->	22	mentor-calibre-drc
	build	->	23	mentor-calibre-lvs
	build	->	24	synopsys-pt-power
	build	->	25	cadence-innovus-debug-calibre

# mflowgen Demo – Flow runner

Nodes in the graph have numbers (topographical sort)

- Status
  - make status
- Running a node
  - make freepdk-45nm
  - make 1
- Cleaning a node
  - make clean-1
- Dependencies are reflected
  - make synopsys-dc-synthesis

Stanford University ^ runs freepdk-45nm, rtl, ...

#### Status:


	build	->	0	constraints
	build	->	1	freepdk-45nm
	build	->	2	info
	build	->	3	rtl
	build	->	4	testbench
	build	->	5	synopsys-dc-synthesis
	build	->	6	cadence-innovus-flowsetup
	build	->	7	verif_post_synth
	build	->	8	cadence-innovus-init
	build	->	9	cadence-innovus-power
	build	->	10	cadence-innovus-place
	build	->	11	cadence-innovus-cts
	build	->	12	cadence-innovus-postcts_hold
	build	->	13	cadence-innovus-route
	build	->	14	cadence-innovus-postroute
	build	->	15	cadence-innovus-postroute_hold
	build	->	16	cadence-innovus-signoff
	build	->	17	mentor-calibre-gdsmerge
	build	->	18	synopsys-pt-timing-signoff
	build	->	19	synopsys-ptpx-genlibdb
	build	->	20	synopsys-vcs-sim
	build	->	21	verif_post_layout
	build	->	22	mentor-calibre-drc
	build	->	23	mentor-calibre-lvs
	build	->	24	synopsys-pt-power
	build	->	25	cadence-innovus-debug-calibre


# mflowgen Demo

Graph connectivity is easy to access

- Zoom in on any node
  - make info-N
  - (E.g., make info-5)
- Corresponds to graph
  - less mflowgendemo/GcdUnit/construc t-commercial.py








- Initialize an mflowgen stash
  - cd build
  - mflowgen stash init -p ../
  - mflowgen stash list
    - ^ empty stash



- Initialize an mflowgen stash
  - cd build
  - mflowgen stash init -p ../
  - mflowgen stash list
    - ^ empty stash
- Push built node to the stash
  - make 3 # 3 is the rtl node
  - mflowgen stash push --step 3 -m "RTL v0"
  - mflowgen stash list



Stash List	:		
- 9338b6	[ 2024-1103 ]	] ctorng rt	l RTL ∨0
Hash	Date	Author	Node and Message

Acting as someone else ...

- Link other build to an existing mflowgen stash
  - cd ..
  - mkdir build-2 && cd build-2
  - mflowgen stash link -p ../2024-1103-mflowgen-stash-179441/

0						
S	t	a	t	u	S	

- build	0	constraints
- build	1	freepdk-45nm
- build	2	info
- done	3	rtl <b>(pre-built)</b>
- build	4	testbench
- build	5	synopsys-dc-synthesis
- build	6	cadence-innovus-flowsetup
- build	7	verif_post_synth
- build	8	cadence-innovus-init
- build	9	cadence-innovus-power
- build	10	cadence-innovus-place
- build	11	cadence-innovus-cts
- build	12	cadence-innovus-postcts_hold
- build	13	cadence-innovus-route
- build	14	cadence-innovus-postroute
- build	15	cadence-innovus-postroute_hold
- build	16	cadence-innovus-signoff
- build	17	mentor-calibre-gdsmerge
- build	18	synopsys-pt-timing-signoff
- build	19	synopsys-ptpx-genlibdb
- build	20	synopsys-vcs-sim
- build	21	verif_post_layout
- build	22	mentor-calibre-drc
- build	23	mentor-calibre-lvs
- build	24	synopsys-pt-power
- build	25	cadence-innovus-debug-calibre

Acting as someone else ...


- Link other build to an existing mflowgen stash
  - cd ..
  - mkdir build-2 && cd build-2
  - mflowgen stash link -p
    ../2024-1103-mflowgen-stash-179441/
- Pull built node from an mflowgen stash
  - cd build
  - mflowgen stash pull --hash 9338b6


Juuus.	ς	t	a	+	IJ	C	

- build ->	0	constraints
- build ->	1	freepdk-45nm
- build ->	2	info
– done –>	3	rtl (pre-built)
- build ->	4	testbench
- build ->	5	synopsys-dc-synthesis
- build ->	6	cadence-innovus-flowsetup
- build ->	7	verif_post_synth
- build ->	8	cadence-innovus-init
- build ->	9	cadence-innovus-power
- build ->	10	cadence-innovus-place
- build ->	11	cadence-innovus-cts
- build ->	12	cadence-innovus-postcts_hold
- build ->	13	cadence-innovus-route
- build ->	14	cadence-innovus-postroute
- build ->	15	cadence-innovus-postroute_hold
- build ->	16	cadence-innovus-signoff
- build ->	17	mentor-calibre-gdsmerge
- build ->	18	synopsys-pt-timing-signoff
- build ->	19	synopsys-ptpx-genlibdb
- build ->	20	synopsys-vcs-sim
- build ->	21	verif_post_layout
- build ->	22	mentor-calibre-drc
- build ->	23	mentor-calibre-lvs
- build ->	24	synopsys-pt-power
- build ->	25	cadence-innovus-debug-calibre

### Takeaway: Accessibility of PD is expanding through agile flow tools

### SiliconCompiler







SKY130

SKY130

### Hammer (dozens fabricated chips in class)





16nm


22nm

12nm

### mflowgen (dozens fabricated chips in class)



16nm



40nm

28nm

- Students touched: Stanford, Berkeley, Cornell, Georgia Tech, USC, etc...
- Industry: SiliconCompiler investment "build to scale" and "plan for 10+ years"

# mflowgen - Integration with OpenROAD

Now integrated with OpenROAD:

- orfs-yosys-synthesis
- orfs-openroad-floorplan
- orfs-openroad-place
- orfs-openroad-cts



- orfs-openroad-route
- orfs-openroad-finish
- orfs-docker-setup

Lays the groundwork for **highly accessible open-source chip design flows** for student learners

Documentation for mflowgen + OpenROAD: <u>https://mflowgen.readthedocs.io/en/latest/stdlib-openroad.html</u> Stanford University

# mflowgen Takeaways

mflowgen developed since 2018 at Stanford + USC

- Development cost: Exceeds \$1M, 50+ person effort
- ~1200 commits, 20K+ lines Python/Tcl
- 25+ classroom tapeouts (non-research) by 100+ students (2020-2024)
- Six chip tapeout courses at Stanford (2020-2023) + USC (2023-2024)
- Three chip tapein courses at Cornell (2021-2023)
- Technologies: GF12, Intel16, TSMC16, TSMC28, TSMC40, IBM130.
   SKY130, and IBM180
- **Github and ReadtheDocs**: 1000+ commits currently, active docs **Stanford University**



35

