

计算机组成原理实验报告

LAB01

题目： 运算器部件 ALU


姓名： 林祥

学号： PB16020923

输入操作码


op=0 时, out=0

op=1 时, out=15(=32'b000000000000000000000000000001111)



op=2 时, out=5(=32'b00000000000000000000000000000101)

op=3 时, out=32'b00000000000000000000000000000000



top.v

```
module top(  
    input [31:0] a,  
    input [31:0] b,  
    output [31:0] result  
);  
    wire [31:0] tmp[0:4];  
    assign tmp[0]=a;  
    assign tmp[1]=b;  
    alu alu1(tmp[0],tmp[1],5'h01,tmp[2]);  
    alu alu2(tmp[1],tmp[2],5'h01,tmp[3]);  
    alu alu3(tmp[2],tmp[3],5'h01,tmp[4]);  
    alu alu4(tmp[3],tmp[4],5'h01,result);  
endmodule
```

alu.v

```
parameter A_NOP =5'h00; //nop  
parameter A_ADD =5'h01; //sign_add  
parameter A_SUB =5'h02; //sign_sub  
parameter A_AND =5'h03; //and  
parameter A_OR =5'h04; //or  
parameter A_XOR =5'h05; //xor  
parameter A_NOR =5'h06; //nor  
  
module alu(  
    input [31:0] alu_a,  
    input [31:0] alu_b,  
    input [4:0] alu_op,  
    output reg [31:0] alu_out  
);  
    always@(*)  
        case (alu_op)  
            A_NOP: alu_out = 0;  
            A_ADD: alu_out = alu_a + alu_b;  
            A_SUB: alu_out = alu_a - alu_b;  
            A_AND: alu_out = alu_a & alu_b;  
            A_OR : alu_out = alu_a | alu_b;  
            A_XOR: alu_out = alu_a ^ alu_b;  
            A_NOR: alu_out = ~(alu_a | alu_b);  
            default: alu_out = 0;  
        endcase  
endmodule
```

toptest.v

```
module toptest;

    // Inputs
    reg [31:0] a;
    reg [31:0] b;

    // Outputs
    wire [31:0] result;

    // Instantiate the Unit Under Test (UUT)
    top uut (
        .a(a),
        .b(b),
        .result(result)
    );

    initial begin

        #10
        // Initialize Inputs
        a = 2;
        b = 2;

        // Wait 100 ns for global reset to finish
        #100;

        // Add stimulus here

    end

endmodule
```

alutest.v

```
module testbunch1();

    // Inputs
    reg [31:0] a,b;
    reg [4:0] op;
    // Outputs
    wire [31:0] out;
    alu alu(a,b,op,out);

endmodule
```

```
initial begin
```

```
    op=5'h00;
```

```
    a=10;
```

```
    b=5;
```

```
    #20;
```

```
    op=5'h01;
```

```
    a=10;
```

```
    b=5;
```

```
    #20;
```

```
    op=5'h02;
```

```
    a=10;
```

```
    b=5;
```

```
    #20;
```

```
    op=5'h03;
```

```
    a=10;
```

```
    b=5;
```

```
    #20;
```

```
    op=5'h04;
```

```
    a=10;
```

```
    b=5;
```

```
    #20;
```

```
    op=5'h05;
```

```
    a=10;
```

```
    b=5;
```

```
    #20;
```

```
    op=5'h06;
```

```
    a=10;
```

```
    b=5;
```

```
    #20;
```

```
end
```

```
endmodule
```