Internet Clock using PIC16F887

Ashwin Vallaban

Fr. Conceicao Rodrigues Institute of Technology, Vashi

Feb 2023

Table of Contents

1	Introdu	ction and Summary of the Project	1
2	Design (Consideration	3
	2.1 Int	roduction to PIC16F887	3
	2.1.1	Memory Organization	3
	2.1.2	IO Ports	4
	2.1.3	Configuration Bits (Fuses), Oscillator Selection and Basic Circuitry	5
	2.2 Dis	play driver	8
	2.2.1	Introduction to MAX7219 display driver	8
	2.2.2	Interfacing MAX7219 with PIC16F887 using SPI protocol	11
	2.2.3	Brightness control using ADC in PIC16F887	15
	2.2.4	Simulation Results	16
	2.3 Rea	ll Time Clock	17
	2.3.1	Introduction to RTC DS1307	17
	2.3.2	Interfacing with PIC16F887 and I2C protocol	18
	2.3.3	Simulation Results	24
	2.4 Into	ernet Time Synchronization	25
	2.4.1	Introduction to ESP8266-01	25
	2.4.2	Getting NTP time from the internet	25
	2.4.3	Interfacing PIC16F887 and ESP8266-01 using UART	25
	2.5 Usi	ng Switch for setting time manually and all peripheral integration	29
3	Compor	ents and Electrical Specifications	32
	3.1 Bill	of Materials	32
	3.2 MA	X7219 and 7 Segment Display	32
	3.2.1	7 Segment Display Absolute Ratings	32
	3.2.2	MAX7219 Electrical Characteristics, RSET and Power Dissipation Calculation	n 33
	3.3 A/I	Acquisition Time	34
	3.4 DS	1307 RTC	35
	3.4.1	Electrical Specifications of DS1307	35
	3.4.2	I2C pull-up resistor calculation	37
	3.5 Usi	ng 3.3V regulator for powering ESP8266-01	37
	3.6 Pov	ver Specification of Entire Project	38
1	Doforon		20

Software Used

Software	Version	Used for
MPLAB X IDE	6.05	Configuration Bits
mikroC Pro	7.6.0	PIC Programming
QL-PROG for QL-2006	2.37	PIC Burner
Proteus Design Suite	8.9 SP2	Simulation
Arduino IDE	1.8.19	ESP-01 Programming with CP2102
		UART Serial Converter

Table of Figures

Figure 1 General Overview of the Project	1
Figure 2 Block Diagram of Internet Clock	2
Figure 3 Overall Simulation on Proteus.	
Figure 4 Program Memory Map of PIC16F886/7	3
Figure 5 Special Function Registers	
Figure 6 Pin Diagram of PIC16F887	5
Figure 7 Configuration Register 1	5
Figure 8 Configuration Register 2	6
Figure 9 OSCCON Register	6
Figure 10 Configuration Bits generated using MPLAB X	7
Figure 11 MCLR Pulled-Up	
Figure 12 Pinout of MAX7219	8
Figure 13 MAX7219 Pin Description	8
Figure 14 Serial-Data Format MAX7219	9
Figure 15 MAX7219 Register Address Map	9
Figure 16 Decode-Mode Register Example MAX7219	10
Figure 17 Code B Format MAX7219	10
Figure 18 MAX7219 Interfacing with 7 Segment Display	11
Figure 19 SSPSTAT SSP Status Register	12
Figure 20 SSPCON Register	13
Figure 21 SPI Master Mode Waveform	14
Figure 22 ADCON0 Register	15
Figure 23 Interfacing PIC16F887 with MAX7219 and POT	16
Figure 24 DS1307 pinout	17
Figure 25 DS1307 pin description	17
Figure 26 DS1307 Registers	18
Figure 27 DS1307 Control Register	18
Figure 28 PIC16F887 and DS1307 Interfacing	19
Figure 29 HW111 breakout board schematic (For DS1307)	19
Figure 30 Writing to DS1307 registers	20
Figure 31 SSPCON2 Register in PIC16F887	20
Figure 32 T1CON Register in PIC16F887	21
Figure 33 INTCON Register PIC16F887	22
Figure 34 PIR1 Register PIC16F887	23
Figure 35 PIE1 Register PIC16F887	
Figure 36 DS1307 point to register then read	24
Figure 37 ESP-01 Firmware Flowchart	25
Figure 38 Bi-Level Converter for UART	26
Figure 39 TXSTA Register in PIC16F887	27
Figure 40 RCSTA Register in PIC16F887	27
Figure 41 ESP-01 Basic Connection Diagram	28
Figure 42 ESP-01 Pinout	28
Figure 43 PIC16F887 UART Connection	28
Figure 44 Switch Functions	29

Figure 45 Interfacing Switches with PIC16F887	29
Figure 46 OPTION Register in PIC16F887	30
Figure 47 PIC Firmware Flowchart	31
Figure 48 7 Segment Display Absolute Maximum Ratings	32
Figure 49 MAX7219 Electrical Specification	33
Figure 50 RSET vs Segment Current and LED forward Voltage	33
Figure 51 PIC16F887 Analog Input Model	35
Figure 52 DS1307 recommended operating conditions	35
Figure 53 DS1307 DC electrical characteristics (on supply)	35
Figure 54 DS1307 DC electrical characteristics (on battery)	36
Figure 55 DS1307 AC characteristics	36
Figure 56 DS1307 Pin capacitance	36
Figure 57 DS1307 Crystal Specifications	37
Figure 58 AMS1117-3.3V Schematic	37

Table of Code Snippets

Code Snippet 1 SPI data transfer function (to MAX7219)	14
Code Snippet 2 Display Character '1' in MAX7219	14
Code Snippet 3 Enable 1Hz SQWOutput on DS1307	20
Code Snippet 4 60sec Counter with Sleep Mode	22
Code Snippet 5 BCD to Decimal Conversion for TMR1H:TMR1L	24
Code Snippet 6 ESP-01 NTPClient Init	
Code Snippet 7 UART Configure in PIC16F887	26
Code Snippet 8 Switch Function	

1 Introduction and Summary of the Project

Internet Clock is a project which shows time in HH: MM. Although the firmware is also compatible with all the series of PIC16F88x, PIC16F887 is primarily described in this documentation. A Real Time Clock (RTC) IC is used to keep the track of time. Tactile switches are provided which can also be used to adjust the time manually. Clock can also be synchronized with the internet time using a Wi-Fi module (ESP8266-01). The time is displayed on 7 segment displays driven by a display driver. A Potentiometer is used to set the brightness of the 7 segment displays using the measured ADC value.

Peripherals used:

- I2C between PIC and RTC
- UART between PIC and Wi-Fi module
- **SPI** between PIC and 7 segment display driver
- **ADC** for measuring the POT value
- Timer/counter in PIC for keeping track of seconds elapsed




Figure 1 General Overview of the Project





Figure 2 shows the block diagram of the Internet Clock Project. The overall simulation in Proteus is shown in figure 3.



2 Design Consideration


2.1 Introduction to PIC16F887

2.1.1 Memory Organization

PIC16F88x series microcontroller is offered by Microchip. As quoted in their datasheet, it is a 28/40/44-Pin, Enhanced Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology. This project uses PIC16F887 which is a 8-bit midrange microcontroller. Some of the features which lead to using this microcontroller for the project was:

- Internal Precision Oscillator with range 8MHz to 31kHz which can be tuned with software
- Power saving sleep mode
- Power On Reset (POR)
- Oscillator Start-up Timer (OST)
- 8K Bytes Program Memory (Flash Word of 14 bit)
- 368 Bytes SRAM
- 10-bit ADC
- 8-bit and 16-bit Timer/Counter
- Master Synchronous Serial Port (MSSP) supporting I2C and SPI
- Enhanced USART

It has a 13-bit Program Counter (PC) addressing from 0000h to 1FFFh. Reset vector is at 0000h and Interrupt vector is at 0004h.




Data memory is partitioned into 4 banks ranging from 000h to 1FFh. It consists of General-Purpose Registers (GPR) and Special Function Registers (SFR). The SFR is located in the first 32 locations of each bank. GPR are located in the last 96 locations of each bank. In order to select a bank, RP1 & RP0 bits in STATUS register <03h> is used.

	File		File		File		File
	Address		Address		Address		Address
Indirect addr. (1)	00h	Indirect addr. (1)	80h	Indirect addr. (1)	100h	Indirect addr. (1)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	WDTCON	105h	SRCON	185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h	CM1CON0	107h	BAUDCTL	187h
PORTD ⁽²⁾	08h	TRISD ⁽²⁾	88h	CM2CON0	108h	ANSEL	188h
PORTE	09h	TRISE	89h	CM2CON1	109h	ANSELH	189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDAT	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2(1)	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved	18Eh
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh	Reserved	18Fh
T1CON	10h	OSCTUNE	90h		110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h	WPUB	95h		115h		195h
CCPR1H	16h	IOCB	96h	General	116h	General	196h
CCP1CON	17h	VRCON	97h	Purpose	117h	Purpose	197h
RCSTA	18h	TXSTA	98h	Registers	118h	Registers	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah	SPBRGH	9Ah	,	11Ah		19Ah
CCPR2L	1Bh	PWM1CON	9Bh		11Bh		19Bh
CCPR2H	1Ch	ECCPAS	9Ch		11Ch		19Ch
CCP2CON	1Dh	PSTRCON	9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
		General Purpose		General		General	
General	3Fh	Registers		Purpose		Purpose	
Purpose	40h			Registers		Registers	
Registers		80 Bytes		80 Bytes		80 Bytes	
96 Bytes	6Fh		EFh	,	16Fh	,	1EFh
,	70h	accesses	F0h	accesses	170h	accesses	1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	17Fh	70h-7Fh	1FFh
Bank 0		Bank 1		Bank 2		Bank 3	'


2.1.2 IO Ports


IO pins may have different functionalities other than general purpose input output depending on the peripherals which are enabled. PIC16F887 consists of PORTA, PORTB, PORTC, PORTD & PORTE. Corresponding TRISx register is used to indicate if the PORTx pin will function as an input or an output. If TRISx = 1, the pin acts as an input and when TRISx = 0, the pin acts as an output. Configuring as an input disables the output driver driver and vice-versa. Writing to a port indicated writing to a latch which read operation reads the status of the port pin. All operations are Read-Modify-Write. Some port pins may be used as ADC input. ANSEL register <188h> is used to configure an Analog pin to be used as Digital I/O. Setting (=1) ANSEL register bit ANSx where x is the Analog Port selected makes the pin Analog while Clearing (=0) makes the pin Digital. Default state on Reset if Analog for all the compatible port pins.




2.1.3 Configuration Bits (Fuses), Oscillator Selection and Basic Circuitry

Configuration Bits or Fuses are programmed while burning the firmware onto the microcontroller. These bits are mapped to location 2007h. This location is beyond the user program memory space and can be only accessed while programming the chip. Configuration bits consists of CONFIG1 Register and CONFIG2 registers.






In the project Internal factory calibrated oscillator is used. The frequency can be varied from 8MHz to 31kHz. OSCCON Register <8Fh> is used to configure the oscillator while clock source is selected by setting the FOSC<2:0> bits in CONFIG1. For this project, 4MHz Internal Oscillator is used. For configuring the oscillator, CONFIG1 FOSC bits are set to 100 which is INTOSCIO mode so that I/O functions in RA6 and RA7 pins can be preserved. 4MHz is the default Internal Clock speed in the OSCCON Register <8Fh>. Low Voltage programming is not desired so the LVP bit is cleared.



PIC16F887 consists of an On-Chip Power-On Reset (POR). However, it also consists of a Brown-out Reset (BOR) which if enabled keeps the chip in Reset until VDD reached BOR. For the project BOR is enabled by setting BOREN to 1 and in the CONFIG2 register BOR4V is set to 1(BOR is 4V).

MCLR (Active Low) pin is used to Reset the PIC16F887. It has a noise filter which will ignore small pulses. Microchip recommends MCLR should not be connected directly to VDD and a resistor with $1k\Omega$ or greater should be used. Internal MCLR option can be enabled by clearing the MCLRE bit in the CONFIG1 register. In the project MCLRE is set so RA3/MCLR pin becomes external reset with weak pull-up to VDD.


Address	Name	Value	Field	Option	Category	Setting
2007	CONFIG1	2FF4	-	-	-	
		4	FOSC	INTRC_NOCLKOUT	Oscillator Selection bits	INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function o
		0	WDTE	OFF	Watchdog Timer Enable bit	WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
		1	PWRTE	OFF	Power-up Timer Enable bit	PWRT disabled
		1	MCLRE	ON	RE3/MCLR pin function select bit	RE3/MCLR pin function is MCLR
		1	CP	OFF	Code Protection bit	Program memory code protection is disabled
		1	CPD	OFF	Data Code Protection bit	Data memory code protection is disabled
		3	BOREN	ON	Brown Out Reset Selection bits	BOR enabled
		1	IESO	ON	Internal External Switchover bit	Internal/External Switchover mode is enabled
		1	FCMEN	ON	Fail-Safe Clock Monitor Enabled bit	Fail-Safe Clock Monitor is enabled
		0	LVP	OFF	Low Voltage Programming Enable bit	RB3 pin has digital I/O, HV on MCLR must be used for programming
2008 (CONFIG2	3FFF	-	-	-	F
		1	BOR4V	BOR40V	Brown-out Reset Selection bit	Brown-out Reset set to 4.0V
		3	WRT	OFF	Flash Program Memory Self Write Enable bits	Write protection off



2.2 Display driver

2.2.1 Introduction to MAX7219 display driver

For interfacing various 7 segment displays in the project MAX7219 chip is used. It supports interfacing up to 8 displays and can control each segments individually. It is compatible with SPI protocol. Brightness of each display can be controlled and a test mode is provided to check if the displays are working properly or not. It has an inbuilt oscillator which supports 10MHz serial interface. MAX7219 is usually used to drive Common-Cathode LED displays.



Using 4 wire serial interface (SPI), displays can be controlled intelligently. MAX7219 works on 5V with maximum current up to 330mA. Display scan rate can go from 500Hz till 1300Hz.

PIN	NAME	FUNCTION
1	DIN	Serial-Data Input. Data is loaded into the internal 16-bit shift register on CLK's rising edge.
2, 3, 5–8, 10, 11	DIG 0-DIG 7	Eight-digit drive lines that sink current from the display common cathode. The MAX7219 pulls the digit outputs to V+ when turned off. The MAX7221's digit drivers are high-impedance when turned off.
4, 9	GND	Ground. Both GND pins must be connected.
12	LOAD (MAX7219)	Load-Data Input. The last 16 bits of serial data are latched on LOAD's rising edge.
12	CS (MAX7221)	Chip-Select Input. Serial data is loaded into the shift register while \overline{CS} is low. The last 16 bits of serial data are latched on \overline{CS} 's rising edge.
13	CLK	Serial-Clock Input. 10MHz maximum rate. On CLK's rising edge, data is shifted into the internal shift register. On CLK's falling edge, data is clocked out of DOUT. On the MAX7221, the CLK input is active only while $\overline{\text{CS}}$ is low.
14–17, 20–23	SEG A-SEG G, DP	Seven Segment Drives and Decimal Point Drive that source current to the display. On the MAX7219, when a segment driver is turned off it is pulled to GND. The MAX7221 segment drivers are high-impedance when turned off.
18	ISET	Connect to V_{DD} through a resistor (R _{SET}) to set the peak segment current (Refer to Selecting R _{SET} Resistor and Using External Drivers section).
19	V+	Positive Supply Voltage. Connect to +5V.
24	DOUT	Serial-Data Output. The data into DIN is valid at DOUT 16.5 clock cycles later. This pin is used to daisy-chain several MAX7219/MAX7221's and is never high-impedance.

Data is sent in 16-bit packet. Each bit is shifted (into DIN) at the rising edge of the CLK. Data is latched on the rising edge of the LOAD/CS pin. LOAD/CS must go high concurrently or after 16th rising CLK edge but before the 17th rising CLK edge.

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Х	Х	Х	Х		ADDF	RESS		MSB			DA		LSB		
						Figure	14 Seri	ial-Data	Forma	t MAX7.	219					

ADDRESS HEX REGISTER D15-CODE D11 D10 D9 D8 D12 No-Op Χ 0 0 0 0xX0 Digit 0 Χ 0 0 0 1 0xX1 Digit 1 Х 0 0 1 0 0xX2 Digit 2 Χ 0 0 1 1 0xX3 Digit 3 Χ 0 0xX4 0 1 0 Digit 4 Χ 1 0 1 0xX5 Χ Digit 5 0 1 1 0 0xX6 Digit 6 Х 0 1 1 1 0xX7 Digit 7 Χ 1 0 0 0 0xX8 Decode Χ 1 0 0 1 0xX9 Mode Intensity Χ 1 0xXA Scan Limit Χ 1 0 1 1 0xXB Shutdown Х 0 1 1 0 0xXC Display Χ 0xXF 1 1 Test

Figure 15 MAX7219 Register Address Map

MAX7219 consists of 14 addressable digit and control registers. Digit register which ranges from 0x00 to 0x08 can be used to configure and update individual digit displays. Control Registers range from 0x09 till 0x0F. It consists of Decode Mode Register<0x09> which sets BCD code B or no-decode operation. If decode mode is enabled, the decoder checks the lower nibble of the data in the digit register (D3 – D0) and D7 is used for setting the Decimal Point. If no decode format is selected, data bits D7 – D0 corresponds to the segment lines.

DECODE MODE	REGISTER DATA								
DECODE MODE	D7	D6	D5	D4	D3	D2	D1	D0	CODE
No decode for digits 7–0	0	0	0	0	0	0	0	0	0x00
Code B decode for digit 0 No decode for digits 7–1	0	0	0	0	0	0	0	1	0x01
Code B decode for digits 3–0 No decode for digits 7–4	0	0	0	0	1	1	1	1	0x0F
Code B decode for digits 7-0	1	1	1	1	1	1	1	1	0xFF

Figure 16 Decode-Mode Register Example MAX7219


7-SEGMENT		RE		ON SEGMENTS = 1										
CHARACTER	D7*	D6-D4	D3	D2	D1	D0	DP*	Α	В	С	D	Е	F	G
0		Х	0	0	0	0		1	1	1	1	1	1	0
1		Х	0	0	0	1		0	1	1	0	0	0	0
2		Х	0	0	1	0		1	1	0	1	1	0	1
3		Х	0	0	1	1		1	1	1	1	0	0	1
4		Х	0	1	0	0		0	1	1	0	0	1	1
5		Х	0	1	0	1		1	0	1	1	0	1	1
6		Х	0	1	1	0		1	0	1	1	1	1	1
7		Х	0	1	1	1		1	1	1	0	0	0	0
8		Х	1	0	0	0		1	1	1	1	1	1	1
9		Х	1	0	0	1		1	1	1	1	0	1	1
_		Х	1	0	1	0		0	0	0	0	0	0	1
E		Х	1	0	1	1		1	0	0	1	1	1	1
Н		Х	1	1	0	0		0	1	1	0	1	1	1
L		Х	1	1	0	1		0	0	0	1	1	1	0
Р		Х	1	1	1	0		1	1	0	0	1	1	1
blank		X	1	1	1	1		0	0	0	0	0	0	0

^{*}The decimal point is set by bit D7 = 1

Figure 17 Code B Format MAX7219

Shutdown Register <0x0C> is used to set the driver in Shutdown more or Normal Operation Mode. Setting the D0 bit as 1 makes the driver work in Normal Operation. In Shutdown mode the MAX7219 oscillator is halted and all displays are pulled to V+ which blanks the displays. Maximum current consumption in shutdown mode is 150μ A. It takes 250μ S for MAX7219 to leave the shutdown mode and enter the normal operation mode. Intensity can be controlled by using the Intensity Control Register <0x0A>. Initially the intensity is set by RSET resistor connected between V+ and ISET and the minimum value should be $9.53k\Omega$ which sets the segment current at 40mA. For further control of the brightness Intensity Control register is used. The MAX7219 has an internal pulse-width modulator which is controlled by lower nibble of intensity register. The intensity value ranges from 0x00 (Min brightness) – 0x0F (Max brightness). Another important control register is the Scan-Limit Register <0x0B>. Scan limit sets how many digits are displayed from 1 to 8. As the digits are displayed in multiplexed manner with typical scan rate of 800Hz with 8 digits, if fewer digits are displayed the scan rate is 8Fosc/N where N is the number of digits scanned. On Initial Power-Up all the control registers are Reset, the display is blanked, display scan is one digit and the driver is in shutdown mode.

To minimize power supply ripple, a $10\mu F$ electrolytic capacitor and a $0.1\mu F$ ceramic capacitor is to be connected between the V+ and GND as close to device as possible. For calculation of RSET and Power Dissipation calculation refer Page 33 MAX7219 Electrical Characteristics.



2.2.2 Interfacing MAX7219 with PIC16F887 using SPI protocol

PIC16F887 consist of Master Synchronous Serial Port (MSSP) module which can be used for Serial communication with other devices. MSSP can be operated in SPI or I2C mode. For interfacing with MAX7219 display driver SPI protocol is used. For using MSSP SSPSTAT, SSPCON & SSPCON2 registers are used. SPI mode supports 8 bits of data to be synchronously transmitted and received. For communication with MAX7219 4 pins are used:

- Serial Data Out (SDO) RC5
- Serial Data In (SDI) RC4
- Serial Clock (SCK) RC3
- Latching the Data (SS) RD0

In order to configure MSSP in SPI mode, SSPCON and SSPSTAT bits have to be programmed. For interfacing with MAX7219, PIC16F887 is used in Master Mode. MSSP has a transmit/receive shift register SSPSR and a buffer register SSPBUF. SSPSR shifts the data out (MSB first). SSPSR is not directly readable or writable and can only be addressed through SSPBUF. In order to configure MSSP in SPI mode, SSPEN bit in SSPCON must be set. Default mode of MSSP on reset is SPI Master Mode with CLK = Fosc/4. The corresponding SDI pin is automatically controlled by MSSP while SDO pin has to be configured as an input by clearing the TRISC bit. SCK pin must have TRISC bit as set. For the project SS pin is not utilized so it is disabled by clearing the corresponding TRISC bit and is configured as LOAD pin for MAX7219.

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/Ā	Р	s	R/W	UA	BF
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '	0,	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7 SMP: Sample bit

SPI Master mode: 1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave mode: SMP must be cleared when SPI is used in Slave mode

In I2C Master or Slave mode:

Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)

0 = Slew rate control enabled for high speed mode (400 kHz)

bit 6 CKE: SPI Clock Edge Select bit

CKP = 0: 1 = Data transmitted on rising edge of SCK 0 = Data transmitted on falling edge of SCK

CKP = 1:

1 = Data transmitted on falling edge of SCK

0 = Data transmitted on rising edge of SCK

D/A: Data/Address bit (I2C mode only) bit 5

1 = Indicates that the last byte received or transmitted was data

0 = Indicates that the last byte received or transmitted was address

bit 4 P: Stop bit

(I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

1 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)

0 = Stop bit was not detected last

(I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset)

0 = Start bit was not detected last

R/W: Read/Write bit information (I2C mode only) bit 2

This bit holds the RW bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit, or not ACK bit.

In I2C Slave mode:

0 = Write

In I2C Master mode:

Transmit is in progress 0 = Transmit is not in progress

OR-ing this bit with SEN, RSEN, PEN, RCEN, or ACKEN will indicate if the MSSP is in Idle mode.

UA: Update Address bit (10-bit I2C mode only)

1 = Indicates that the user needs to update the address in the SSPADD register

0 = Address does not need to be updated

BF: Buffer Full Status bit bit 0

Receive (SPI and I²C modes): 1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty


Transmit (I²C mode only):

1 = Data transmit in progress (does not include the \overline{ACK} and Stop bits), SSPBUF is full 0 = Data transmit complete (does not include the \overline{ACK} and Stop bits), SSPBUF is empty

Figure 19 SSPSTAT SSP Status Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
bit 7							bit 0
Legend:		W = Writable bit		II – Unimalama	ented bit, read as '0	v	
R = Readable bit							
-n = Value at POR	<u> </u>	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unknow	wn
bit 7	Master mode: 1 = A write to to to to e. No collision Slave mode:	n JF register is writter	•		inditions were not vious word (must be d		
bit 6	In SPI mode: 1 = A new byte is lost. Ove data, to avo initiated by 0 = No overflor In I ² C mode: 1 = A byte is re	rflow can only occupid setting overflow, writing to the SSPE w eceived while the State of the St	e SSPBUF regis r in Slave mode. In Master mode BUF register (mu	In Slave mode, the the overflow bit is to be cleared in so	he previous data. In the user must read the not set since each oftware).	e SSPBUF, even i new reception (an	f only transmitting d transmission) is
bit 5	In both modes, vin SPI mode: 1 = Enables se 0 = Disables si In I ² C mode: 1 = Enables the	rial port and config erial port and confi	se pins must be ures SCK, SDO, igures these pin nfigures the SDA	SDI and SS as th s as I/O port pins and SCL pins as	the source of the se	al port pins	
bit 4	0 = Idle state for In I ² C Slave mo SCK release con 1 = Enable clock	clock is a high lever clock is a low lever de: other clock is a low lever de: other clock stretch ode:	el	e data setup time	ž.)		
bit 3-0	0000 = SPI Mas 0001 = SPI Mas 0010 = SPI Mas 0011 = SPI SIav 0100 = SPI SIav 0101 = SPI SIav 0110 = I ² C SIav 0110 = I ² C SIav 1000 = I ² C Mas 1001 = Load Mi 1010 = Reserve 1011 = I ² C Sirv 1101 = Reserve 1101 = Reserve 1110 = Reserve 1110 = Reserve	e mode, 7-bit addi e mode, 10-bit addi ter mode, clock = ask function ad ware controlled Ma d	Fosc/4 Fosc/16 Fosc/64 TMR2 output/2 CK pin, SS pin CK pin, SS pin cess dress Fosc / (4 * (SSF aster mode (Slav ress with Start a	control enabled control disabled, PADD+1}) re idle) and Stop bit intern		s I/O pin	
				SPCON Regis			
			H10111P /11 S	ALLIN ROOM	ter		

In MAX7219, data is latched on the rising edge of the LOAD/CS pin. So PIC16F887 PORTA Pin 5 is connected to LOAD/CS pin in MAX7219 for latching the data once all the packet is transferred. In MAX7219, as the data is moved in during the rising edge of the CLK, in the SSPSTAT CKE bit is set to make the data transmission during the rising edge of CLK. CKP is default 0 which makes sure the default level of CLK is 0V. BF bit (Buffer Full) is polled in the SSPSTAT register of PIC16F887 to ensure the data transmission is complete before the new data is sent.



MAX7219 and PIC16F887 SPI Function Snippet

```
Code Snippet 1 SPI data transfer function (to MAX7219)

/*

SPI communication between PIC16F887 and MAX7219

Call SPI_tx(addr,data) with Address of the register and the corresponding data to be sent.

*/

void SPI_tx(unsigned char addr,unsigned char dat)


{
    PORTA.F5 = 0;//LOAD_CS pin is made low
    SSPBUF = addr;//Send the address first
    while(~BF_bit);//Wait for transmission to complete
    SSPBUF = dat;//Send the data
    while(~BF_bit);//Wait for Transmission
    PORTA.F5 = 1;//Latch the data by pulling up LOAD_CS pin
```

MAX7219 display character '1'


```
tx_max(0x0B, 0x03); //scan limit
tx_max(0x01,0x01);
tx_max(0x02,0x01);
tx_max(0x03,0x01);
tx_max(0x04,0x01);
tx_max(0x0C, 0x01); //disable sleep
while(1);
```

2.2.3 Brightness control using ADC in PIC16F887

PIC16F887 consists of a 10-bit ADC. It uses successive approximation and stores the result in ADRESL and ADRESH registers. ADC reference can be VDD or a voltage applied to a specific pin which can be defined in the software. PIC16F887 has 14 Analog compatible pins. At a time only one pin can be connected to the sample and hold circuit. CHS bits in ADCON0 is used to select the pin for reading the ADC value. To enable the ADC peripheral ADCON bit in ADCON0 is to be set. Once the peripheral is enabled a required amount of time has to elapsed (also called A/D acquisition time) before the conversion can be started. For A/D Acquisition time calculation refer Page 34 A/D Acquisition Time.




GO/DONE bit in ADCON0 is polled to wait for the conversion to finish. POT is connected to RA0/AN0 pin. The default channel selected on reset is AN0. 10K POT is connected in voltage divider configuration with a $10k\Omega$ resistor.



With Vin = 5V, POT of $10k\Omega$ is used, the Vout range according to voltage divider equation is between 0V to 2.5V. 10 bit ADC value is stored in ADRESH:ADRESL with Left Justification (ADFM = 0 on Reset. Defined in ADCON1 register).

PIC16F887 will calculate the voltage at AN0 and accordingly send the brightness adjustment commands to MAX7219. As ADC is 10 bit, $2^{10} = 1024$. ADRESH:ADRESL can therefore range from 00000000:00xxxxxx to 111111111:11xxxxxx. MAX7219 defines intensity range from 0x00 (min) to 0x0F (max). It is desired that the brightness should be increased when the resistance of the POT increases. In order to achieve this the 16 brightness levels in MAX7219 are mapped to ADC levels in PIC16F887. As there are only 16 levels allowed for adjusting the brightness in MAX7219, only the ADRESH resistor values are used. This even if reduces the resolution of ADC to 8 bits, the brightness level that display driver can achieve makes 8 bit a viable option reducing the programming complexity which will come with using variable above 8-bit size. The mapping is done by the equation ADRESH * 15 / 128. The corresponding brightness level is then adjusted by writing in the intensity control register 0x0A in MAX7219.

2.2.4 Simulation Results




SPI debugger utility in Proteus shows different commands that were sent to the MAX7219 IC over SPI lines. All the four displays were initialized to character '1'.

2.3 Real Time Clock

2.3.1 Introduction to RTC DS1307

As stated in the datasheet the DS1307 is a serial real-time clock (RTC) is a low-power, full binary-coded decimal (BCD) clock/calendar plus 56 bytes of NV SRAM. Address and data are transferred serially through an I2C. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information though for this project only the minutes and hours are used. RTC can be operated in 24-hour or 12-hour mode. It also has a backup battery so in the event of power failure it switches automatically to backup battery power. DS1307 also has a 57-byte battery backed-up RAM.



PIN	NAME	FUNCTION
1	X1	Connections for Standard 32.768kHz Quartz Crystal. The internal oscillator circuitry is designed for operation with a crystal having a specified load capacitance (C_L) of 12.5pF. X1 is the input to the oscillator and can optionally be connected to an external 32.768kHz oscillator. The output of the internal oscillator, X2, is floated if an external oscillator is
2	X2	connected to X1. Note: For more information on crystal selection and crystal layout considerations, refer to Application Note 58: Crystal Considerations with Dallas Real-Time Clocks.
3	V _{BAT}	Backup Supply Input for Any Standard 3V Lithium Cell or Other Energy Source. Battery voltage must be held between the minimum and maximum limits for proper operation. Diodes in series between the battery and the V_{BAT} pin may prevent proper operation. If a backup supply is not required, V_{BAT} must be grounded. The nominal power-fail trip point (V_{PF}) voltage at which access to the RTC and user RAM is denied is set by the internal circuitry as $1.25 \times V_{BAT}$ nominal. A lithium battery with 48mAh or greater will back up the DS1307 for more than 10 years in the absence of power at +25°C.
		UL recognized to ensure against reverse charging current when used with a lithium battery. Go to: www.maxim-ic.com/qa/info/ul/ .
4	GND	Ground
5	SDA	Serial Data Input/Output. SDA is the data input/output for the I^2C serial interface. The SDA pin is open drain and requires an external pullup resistor. The pullup voltage can be up to 5.5V regardless of the voltage on V_{CC} .
6	SCL	Serial Clock Input. SCL is the clock input for the I ² C interface and is used to synchronize data movement on the serial interface. The pullup voltage can be up to 5.5V regardless of the voltage on V _{CC} .
7	SQW/OUT	Square Wave/Output Driver. When enabled, the SQWE bit set to 1, the SQW/OUT pin outputs one of four square-wave frequencies (1Hz, 4kHz, 8kHz, 3zkHz). The SQW/OUT pin is open drain and requires an external pullup resistor. SQW/OUT operates with either $V_{\rm CC}$ or $V_{\rm BAT}$ applied. The pullup voltage can be up to 5.5V regardless of the voltage on $V_{\rm CC}$. If not used, this pin can be left floating.
8	V _{CC}	Primary Power Supply. When voltage is applied within normal limits, the device is fully accessible and data can be written and read. When a backup supply is connected to the device and $V_{\rm CC}$ is below $V_{\rm TP}$, read and writes are inhibited. However, the timekeeping function continues unaffected by the lower input voltage.

A typical 3V battery is used with the DS1307. When VCC falls below 1.25 x VBAT, the device terminates an access in progress and resets the device address counter. Inputs to the device will not be recognized at this time to prevent erroneous data from being written to the device from an out-of-tolerance system. When VCC falls below VBAT, the device switches into a low-current battery-backup mode. Upon power-up, the device switches from battery to VCC when VCC is greater than VBAT +0.2V and recognizes inputs when VCC is greater than 1.25 x VBAT.

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	FUNCTION	RANGE
00h	CH	1	0 Second	S		Seco	onds		Seconds	00–59
01h	0		10 Minutes	3		Min	utes		Minutes	00–59
02h	0	12	10 Hour	10	Hours			Hours	1–12 +AM/PM	
0211	U	24	PM/ AM	Hour				Hours	00–23	
03h	0	0	0	0	0	0 DAY			Day	01–07
04h	0	0	10 [Date		Da	ate		Date	01–31
05h	0	0	0	10 Month		Month			Month	01–12
06h		10	Year			Year			Year	00–99
07h	OUT	0	0	SQWE	0	0	RS1	RS0	Control	_
08h–3Fh									RAM 56 x 8	00h–FFh

^{0 =} Always reads back as 0.

Figure 26 DS1307 Registers

The RTC registers are located in address locations 00h to 07h. The RAM registers are located in address locations 08h to 3Fh. During a multibyte access, when the address pointer reaches 3Fh, the end of RAM space, it wraps around to location 00h, the beginning of the clock space. The contents of the time and calendar registers are in the BCD format. The CH bit in register 00h is default to 1 which states that the DS1307 oscillator is turned off. To enable the time keeping function CH bit should be cleared.

CONTROL REGISTER

The DS1307 control register is used to control the operation of the SQW/OUT pin.

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
OUT	0	0	SQWE	0	0	RS1	RS0

Bit 7: Output Control (OUT). This bit controls the output level of the SQW/OUT pin when the square-wave output is disabled. If SQWE = 0, the logic level on the SQW/OUT pin is 1 if OUT = 1 and is 0 if OUT = 0. On initial application of power to the device, this bit is typically set to a 0.

Bit 4: Square-Wave Enable (SQWE). This bit, when set to logic 1, enables the oscillator output. The frequency of the square-wave output depends upon the value of the RS0 and RS1 bits. With the square-wave output set to 1Hz, the clock registers update on the falling edge of the square wave. On initial application of power to the device, this bit is typically set to a 0.

Bits 1 and 0: Rate Select (RS[1:0]). These bits control the frequency of the square-wave output when the square-wave output has been enabled. The following table lists the square-wave frequencies that can be selected with the RS bits. On initial application of power to the device, these bits are typically set to a 1.

RS1	RS0	SQW/OUT OUTPUT	SQWE	OUT
0	0	1Hz	1	X
0	1	4.096kHz	1	X
1	0	8.192kHz	1	X
1	1	32.768kHz	1	X
X	X	0	0	0
Х	Х	1	0	1


Figure 27 DS1307 Control Register


For other electrical specifications and crystal consideration for DS1307 refer Section 3.4 in page 35.

2.3.2 Interfacing with PIC16F887 and I2C protocol

PIC16F887 and RTC DS1307 communicates with each other using I2C protocol. The MSSP module in PIC16F887 is used as I2C master mode with 7-bit addressing as DS1307 supports 7 bit addressing only. The 7-bit address of DS1307 as given in the datasheet is 1101000. In PIC16F887 two pins are used for data transfer RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the

data (SDA). The general idea is that the DS1307 RTC is configured with Square Wave Output of 1 Hz. The SQWOut pin of DS1307 is then connected to the T0CKI pin of PIC16F887. The timer module of PIC is enabled in the counter mode. The counter counts for 60 times then an interrupt is generated. This interrupt is serviced by reading the DS1307 time registers followed by updating the display driven by MAX7219 driver. The calculation of I2C pullup resistor is given in Section 3.4.2 Page 37. For ease in designing the project, DS1307 HW111 board is used which has a DS1307 and AT24CP module with pull-ups of 3.3k (for SDA, SCL and SQOut) and 32.768kHz crystal.






PIC16F887 MSSP I2C master module is supported by interrupt generation. The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received


- Acknowledge transmit
- Repeated Start condition

Master mode is enabled by setting the SSPM bits as 1000 (Master mode) in SSPCON register given in Figure 20 SSPCON Register page 13.

The max SCL line clock speed supported by DS1307 as given in the electrical specification is 100kHz. The baud rate generator in PIC16F887 for master mode is given as Fosc/(4 * (SSPADD + 1)) where SSPADD bits <6:0> are used for auto reload in BRG of PIC16F887. The recommended value of SSPADD considering the Fosc of PIC16F887 at 4MHz is 0x15 which is 21 in decimal. The corresponding SCL line speed will be roughly 45kHz which is fast enough for DS1307 to interpret the SCL and SDA line.



Different I2C conditions can be automated in the hardware using the SSPCON2 register.



1Hz SQWOut enable code snippet

Code Snippet 3 Enable 1Hz SQWOutput on DS1307

 $SSPCON = SSPCON \mid 0x28;$ //Configure in I2C master mode SSPADD = 0x15; //Clock speed of 90kHz

```
SEN_bit = 1; //Enable a start condition
while(SEN_bit); //wait for start condition to complete

SSPBUF = 0xD0; //RTC add with write command
while(SSPSTAT & 0x04); //Wait till transfer is complete

SSPBUF = 0x07; //RTC SQWOut register address
while(SSPSTAT & 0x04); //Wait till transfer is complete


SSPBUF = 0x90; //Enable 1Hz clock
while(SSPSTAT & 0x04); //Wait till transfer is complete

PEN bit = 1; //Enable a stop condition
```

PEN_bit = 1; //Enable a stop condition while(PEN bit); //wait for stop condition to complete

Timer1 module in PIC16F887 is configured as a 16-bit Counter with external clock source. The reason for using the 16-bit Timer1 module rather than a 8-bit Timer0 module is that the Timer1/Counter1 can still work with external clock source when the device is put to sleep. This decreases the current consumption as the microcontroller is off for about 60 seconds after which the overflow interrupt will wake up the microcontroller and the predetermined tasks can then be executed before the sleep function is executed again.

Timer1/Counter1 consists of register TMR1H:TMR1L pairs. External clock source is selected by making the TMR1CS bit as 1.




Timer1 with external clock source acts as a Counter which increments during the rising edge of the external clock. For being able to use the Counter1 during the sleep, the T1SYNC bit in T1CON is to be set to 1. When the Timer1/Counter1 overflows from FFFFh to 0000h, TMR1IF flag in PIR1 register is set. TMR1H:TMR1L is configured as 0xFFC4 which will count the external clock rising edge 60 times and then produce an interrupt which will wake up the microcontroller from sleep and further tasks are executed. The GIE bit is not enabled as the program will continue executing the next instructions stated after the sleep instruction.


The *asm sleep;* command in mikroC is used to put the microcontroller into sleep mode. The WDT is disabled in config fuses so the microcontroller only wakes up after the 60th clock pulse on the T1CKI pin. The timer is turned on by setting the TMR1ON bit inT1CON and while updating the TMR1H:TMR1L registers the timer is turned off to prevent write contention error.

60 Seconds Counter with Sleep Mode

```
Code Snippet 4 60sec Counter with Sleep Mode
   PORTC.F0 = 0; //Clear the T1CKI port pin
   TRISC.F0 = 1; //Configure T1CKI as an Input pin
   TMR1CS bit = 1;//Use external clock. Configured as a Counter
   T1SYNC bit = 1;//Do not synchronize the external clock
   TMR1IE_bit = 1;//Enable overflow interrupt
   PEIE_bit = 1;//Enable Peripheral Interrupt
        //Load TMR1H:TMR1L with 0xFFC4 which makes the Counter overflow
        // at 60th rising edge of external clock
        TMR1H = 0xFF;
        TMR1L = 0xC4;
        TMR1IF bit = 0;//Clear Timer1/Counter1 overflow interrupt
        TMR10\overline{N} bit = 1;//Turn on the Timer
        asm sleep;//put the microcontroller in sleep mode
        TMR1ON_bit = 0; //To prevent write contention turn off the timer
   ?
```

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x				
GIE	PEIE	T0IE	INTE	RBIE ^(1,3)	T0IF ⁽²⁾	INTF	RBIF				
bit 7							bit 0				
Legend:											
R = Readable	hit	W = Writable	hit	U = Unimplem	ented hit read	d ac '0'					
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown				
-11 - Value at	1 011	1 - 51(15 56)		0 = Bit is clea	1100	X = Dit is driki	IOWII				
bit 7	GIE: Global I	nterrupt Enable	bit								
		all unmasked in	terrupts								
	0 = Disables										
bit 6		eral Interrupt E all unmasked p		rri into							
		all peripheral ir		Trupis							
bit 5		Overflow Inter		it							
		L = Enables the Timer0 interrupt D = Disables the Timer0 interrupt									
L-9- 4											
bit 4		cternal Interrupt the INT externa									
		the INT externa									
bit 3		B Change Inter									
		the PORTB cha the PORTB cha									
bit 2		Overflow Inter									
DIL Z				be cleared in so	ftware)						
	0 = TMR0 re	gister did not ov	verflow								
bit 1		ternal Interrupt			· · · · · · · · · · · · · ·						
		external interruj external interruj		nust be cleared	ın sottware)						
bit 0		B Change Inter									
	1 = When at software	least one of the	e PORTB ge	eneral purpose I		ged state (must	be cleared in				
	0 = None of	the PORTB gen	eral purpose	I/O pins have ch	nanged state						
		Figure 3	3 INTCC	N Register	PIC16F8	887					






Although this much may be enough for updating the display driver after every 60th clock edge, the timer1 overflow value needs to be in sync with the DS1307 seconds register value. This ensures that the display is updated only during the 60th second of actual time interval in RTC. Therefore the initialization of the RTC makes sure that SQWOut is enabled with 1Hz frequency, the Timer1 is configured appropriately and the TMR1H:TMR1L register values are updated according to the seconds

information received from the RTC. As the content of RTC DS1307 is in BDC format the values are taken and converted to appropriate decimal format which is then used to update the TMR1H:TMR1L registers initially. In the preceding overflow the TMR1H:TMR1L is updated with 0xFFC4 value as usually because the microcontroller's overflow clock is in sync with the RTC seconds' register.

BCD to Decimal Conversion for TMR1H:TMR1L

Code Snippet 5 BCD to Decimal Conversion for TMR1H:TMR1L


```
unsigned char bcd = 0x43; //BCD value to be converted (it will be received from RTC) unsigned char val; //New value will be stored in val unsigned char lower_nib = bcd \& 0x0F; //Get the lower nibble value, mask the upper nibble val = (bcd >> 4)*10; //Left Shift the upper nibble and multiply by val + bcd = 0xFF - (60 - val); //Resultant val = 43 //TMR1 overflow val = 238
```



According to the Figure 36 DS1307 point to register then read), the seconds register as given in the DS1307 Figure 26 DS1307 Registers) is at the location 0x00. PIC16F887 initially writes to the RTC with the specified address then a repeated start condition is passed by the microcontroller which is followed by read address to the RTC DS1307 slave. Here only the seconds register is read and the TMR1H:TMR1L registers of PIC16F887 are updated accordingly.

2.3.3 Simulation Results

Using the I2C debugger tool in Proteus, the I2C bus commands can be seen



The I2C debugger tool shows the different master conditions defined on the bus by PIC16F887. Initially the microcontroller gives a Start Condition (S) followed by the 7-bit slave address and 8th bit as 0 for write operation on the slave (Address becomes 0xD0). The master then sends the register address 0x07 which corresponds to the SQWOut Register of the DS1307 and it is configured in 1Hz as specified in the Figure 27 DS1307 Control Register. Then the Stop Condition (P) is given by the master. With each data transfer the slave responds with an Ack (A). After configuring the SQWOut, the seconds register is read by first setting the pointer to Seconds register (Address is 0x00) followed by repeated start condition (Sr) with Slave Address and Read Bit (0xD1). The corresponding seconds value in BCD is sent back. Then the Stop Condition is issued with Master giving a NACK.

2.4 Internet Time Synchronization

2.4.1 Introduction to ESP8266-01

The ESP8266 is a System on a Chip (SoC), manufactured by the Chinese company Espressif. It consists of a Tensilica L106 32-bit micro controller unit (MCU) and a Wi-Fi transceiver. It is the Wi-Fi chip used to get the internet time. Synchronization between PIC16F887 and ESP-01 is achieved over the UART protocol. ESP-01 is programmed using Arduino IDE and CP2102 TTL UART Serial Converter.


2.4.2 Getting NTP time from the internet

The NTP is a protocol which is used to synchronize the clocks to internet time. It is a part of TCP/IP protocol. NTPClient.h header defines various functions that can be called to get the current time from the internet. Initially NTPClient object is created stating the offset of +5:30 hours (Indian IST). PIC16F887 expects the time to be in the BCD format as the registers of the DS1307 work in BCD. So the numbers are converted to BCD using the formula ((val / 10) <<4) | (val % 10) where val is the value to be converted to BCD.

ESP-01 NTPClient Initialization


Code Snippet 6 ESP-01 NTPClient Init

const long utcOffsetInSeconds = 19800; // India +5:30 .. (5hr * 60min + 30min) * 60sec WiFiUDP ntpUDP; NTPClient timeClient(ntpUDP, "pool.ntp.org", utcOffsetInSeconds); timeClient.getHours() //Get the Hours timeClient.getMinutes()//Get the Minutes timeClient.getSeconds() //Get the Seconds



2.4.3 Interfacing PIC16F887 and ESP8266-01 using UART

ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (ESUART) Peripheral is used in Asynchronous Mode for achieving UART with ESP-01. To enable UART peripheral SPEN bit in RCSTA register should be set to 1. For achieving Async operations SYNC (In TXSTA) should be equal to 0. By wiring the characters to TXREG register, the data is sent (It required TXEN to be set). TRMT_bit is polled to make sure the data transmission is complete. Similarly Reception is enabled by setting the CREN bit. The baud rate for transmission is set to 9600 by setting the SPBRG register to 25 and enabling the high speed transfer mode by setting the BRGH_bit in TXSTA register. As ESP8266-01 works on 3.3V while PIC16F887 works on 5V, a Logic level converter based on BSS138 N-Channel MOSFET is used between the UART lines (Tx and Rx). The schematic of the Level Converter is given below



BAUD	Fos	Fosc = 4.000 MHz						
RATE	Actual Rate	% Error	SPBRG value (decimal)					
300	_	_	_					
1200	1202	0.16	207					
2400	2404	0.16	103					
9600	9615	0.16	25					
10417	10417	0.00	23					
19.2k	19.23k	0.16	12					
57.6k	_	_	_					
115.2k	_	_	_					

Table shows the baud rate that can be achieved with Internal Oscillator set to 4MHz. The Error Rate is at 0.16% which is considerably less for any error to take place.

RCREG register is used to read the contents that are sent from the ESP-01.

UART Configure in PIC16F887

```
Code Snippet 7 UART Configure in PIC16F887
```

```
TRISC = TRISC | 0xC0;

SPBRG = 25; //for 4MHz OSC 9600 baud with 0.16% error

BRGH_bit = 1; //Enable high speed mode

SPEN_bit = 1; //enable uart

TXEN_bit = 1; //enable transmission

CREN_bit = 1; //enable reception

while(1) {

TXREG = 1;


while(!TRMT_bit); //wait for transmission to complete while(!RCIF_bit); //wait for reception


//Read RCREG register and get the time data
}
```

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0		
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D		
oit 7							bit (
_egend:									
R = Readable		W = Writable bit			ented bit, read as				
n = Value at F	OR	'1' = Bit is set		'0' = Bit is clear	rea	x = Bit is unkno	wn		
oit 7	CSRC: Clock	Source Select bit							
	Asynchronous	mode:							
	Don't care								
	Synchronous								
		node (clock gener ode (clock from ex		from BRG)					
oit 6		nsmit Enable bit	derrial source)						
JIL 0		9-bit transmission							
	0 = Selects	B-bit transmission							
oit 5	TXEN: Transn	nit Enable bit ⁽¹⁾							
	1 = Transmit								
	0 = Transmit	aidabida							
oit 4	SYNC: EUSART Mode Select bit								
	1 = Synchror 0 = Asynchro								
oit 3	,	Break Character	bit						
	Asynchronous								
		nc Break on next t		leared by hardwa	are upon completi	on)			
		ak transmission o	ompleted						
	Synchronous Don't care	mode:							
oit 2		Baud Rate Select I	nit						
J. L	Asynchronous		J						
	1 = High spe	ed							
	0 = Low spee								
	Synchronous Unused in this								
oit 1			totus hit						
it 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty									
	0 = TSR full	.,							
oit 0	TX9D: Ninth bit of Transmit Data								
	Can be address	ss/data bit or a par	rity bit.						

SPEN	Dit 7	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
Legend: R = Readable bit	Legend: R = Readable bit		RX9	SREN	CREN	ADDEN	FERR	OERR	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR	R = Readable bit	bit 7							bit 0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 R39: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit receive Enable bit Asynchronous mode: Don't care Synchronous mode — Master: 1 = Enables single receive 0 = Disables single receive 1 = Disables single receive 0 = Disables serial port time to the serial port pins bit is cleared after reception is complete. Synchronous mode — Stave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 9 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, all bytes are received and ninth bit can be used as parily bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No 90: Ninth bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firmware.	R = Readable bit								
bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode — Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode — Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver Synchronous mode: 1 = Enables receiver Synchronous mode: 1 = Enables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive and interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is	-n = Value at POR 11' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SPEN: Serial Port Enable bit	•							
bit 7 SPEN: Serial Port Enable bit 1 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode: Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode — Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode — Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver Synchronous mode: 1 = Enables dodress Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR lis set 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 2 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 3 = Disables address detection, enable green and receive and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX90: Ninth bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firmware.	bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode — Master: 1 = Enables single receive This bit is cleared after reception is complete. Synchronous mode — Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode — Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 1 = Enables address Detect Enable bit Asynchronous mode 9-bit (RS9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt								
1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6	1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6	-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception 5	bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode — Master: 1 = Enables single receive This bit is cleared after reception is complete. Synchronous mode — Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode — Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables receiver 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 1 = Enables continuous receive ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as partly bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERE: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error bit 1 COERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firmware.	bit 7	1 = Serial po	ort enabled (co	nfigures RX/	DT and TX/CK p	ins as serial p	ort pins)	
1 = Selects 9-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode — Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode — Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing error bit 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firmware.	1 = Selects 9-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode — Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode — Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 1 = Disables receiver 2 = Disables receiver 3 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firmware.	hit 6							
Asynchronous mode: Don't care Synchronous mode — Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode — Slave Don't care bit 4	Asynchronous mode: Don't care Synchronous mode — Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode — Slave Don't care bit 4	Dit 0	1 = Selects	9-bit reception	on .				
Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR-8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firmware.	Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR-8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firmware.	bit 5	Asynchronous Don't care Synchronous 1 = Enables 0 = Disables This bit is cle Synchronous	s mode: s mode – Mast single receive s single receive eared after rece	er: eption is com	plete.			
1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3	1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3	bit 4	CREN: Conti	inuous Receive	Enable bit				
Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2	Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR-8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firmware.		1 = Enables 0 = Disables Synchronous 1 = Enables	receiver receiver mode: continuous re		able bit CREN is	cleared (CRE	EN overrides SRE	EN)
1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firmware.	1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error bit 1		Asynchronou 1 = Enables 0 = Disables Asynchronou Don't care	us mode 9-bit (address detects address detects us mode 8-bit (RX9 = 1: tion, enable ction, all byte				
1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0	1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firmware.	DIL Z	1 = Framing	error (can be	updated by r	eading RCREG	egister and re	ceive next valid t	byte)
This can be address/data bit or a parity bit and must be calculated by user firmware.	This can be address/data bit or a parity bit and must be calculated by user firmware.	bit 1	1 = Overrun	error (can be	cleared by cl	earing bit CREN			
		bit 0				bit and must be	calculated by i	user firmware	
	Figure 40 RCS1A Register in PIC16F88/						-		


ESP-01 requires some basic connections to be made before it can be used. The Serial data is read inside the made loop waiting for PIC16F887 to send some data. When the PIC is in Time Sync Mode it send a command with value 0x01 to ESP-01. ESP then updates its clock with the internet time using NTPClient object and sends BCD format of the time to PIC16F887. First the Hour followed by Minutes followed by Seconds are sent to PIC microcontroller. PIC reads all the time information and then updates the DS1307 registers. After that MAX7219 driver is updated according to the latest time and counter starts according to the seconds received. PIC then goes back to Sleep mode.






2.5 Using Switch for setting time manually and all peripheral integration

Two Switches are used to achieve manual time setting mode, synchronization with the internet time, going into brightness adjustment mode. These are all referred to as task being performed by PIC16F887. When no tasks are left to perform the microcontroller goes into sleep mode. A white LED is connected to pin RA1 which turns on when the microcontroller performs some task and turns off when the controller is in sleep mode. Majority of the time it will be in the sleep mode and keeps counting the SQWOut pin from DS1307 using async counter. After 60 counts the controller comes out of the sleep mode and reads the DS1307 time registers followed by updating the MAX72019 display drivers. Then the controller goes back into sleep mode. Switches can also be used to wake up the microcontroller so that it will perform the specific task. Two switches are given for this purpose. SW0 and SW1. SW0 is used to change the state in which microcontroller is (wake up from sleep or go back to sleep). The condition of the SW1 switch determines which series of tasks will be performed by the microcontroller.



SW0 and SW1 are connected to RB0/INT and RB1. SW0 therefore makes the state change which SW1 decides the functionality. Both the port pin are configures as digital input and have weak pull ups enables from OPTION register. Both are connected by 0.1uF ceramic capacitor individually to remove debounce effect. INTE_bit is used to enable the external interrupt and INTEDG_bit is cleared to make the interrupt on falling edge of the click.




bit OR RBPU: PORT 1 = PORTB p 0 = PORTB p			U = Unimple	mented bit, rea	PS1 ad as '0'	PS0 bit 0				
RBPU: PORT	'1' = Bit is se				ad as '0'	bit 0				
RBPU: PORT	'1' = Bit is se				ad as '0'					
RBPU: PORT	'1' = Bit is se				ad as '0'					
RBPU: PORT	B Pull-up Ena	t	'0' = Bit is cl	d						
1 = PORTB p				eared	x = Bit is unki	nown				
	ull upo aro die	able bit								
			ividual PORT lat	ch values						
INTEDG: Inte	rrupt Edge Se	elect bit								
1 = Interrupt on rising edge of INT pin 0 = Interrupt on falling edge of INT pin										
TOCS: Timer0 Clock Source Select bit										
T0SE: Timer0 Source Edge Select bit										
PSA: Prescaler Assignment bit										
PS<2:0>: Pre	scaler Rate S	elect bits								
Bit ¹	/alue Timer0	Rate WDT	Rate							
0 0 0 1 1	01 1:0 10 1:0 11 1:0 00 1:0 01 1:0	1 : 3 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 :	2 4 8 16 32							
	0 = Interrupt of TOCS: TimerC 1 = Transition 0 = Internal in TOSE: TimerC 1 = Incremen PSA: Prescaler PS<2:0>: Prescaler PS<2:0>: Prescaler PS<2:0>: Prescaler PS<2:0 = Internal in Intern	0 = Interrupt on falling edge T0CS: Timer0 Clock Source 1 = Transition on T0CKI pir 0 = Internal instruction cycle T0SE: Timer0 Source Edge 1 = Increment on high-to-lo 0 = Increment on low-to-hig PSA: Prescaler Assignment 1 = Prescaler is assigned to 0 = Prescaler is assigned to PS-2:0>: Prescaler Rate S Bit Value Timer0 000 1:: 000 1:: 010 1:: 011 1:: 011 1:: 110 1:: 111 1::	0 = Interrupt on falling edge of INT pin TOCS: Timer0 Clock Source Select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (FoS TOSE: Timer0 Source Edge Select bit 1 = Increment on lihiph:to-low transition PSA: Prescaler sassigned to the WDT 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 PS<2:0-: Prescaler Rate Select bits 1 = PS<2:0-: PS<2:0-: PSE Timer0 Rate WDT	0 = Interrupt on falling edge of INT pin TOCS: Timer0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (Fosc/4) TOSE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the WDT 0 = Prescaler sassigned to the Timer0 module PS-2:0-: Prescaler Rate Select bits Bit Value Timer0 Rate WDT Rate	0 = Interrupt on falling edge of INT pin TOCS: Timer0 Clock Source Select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (Fosc/4) TOSE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module PS-2:0-: Prescaler Rate Select bits	0 = Interrupt on falling edge of INT pin TOCS: Timer0 Clock Source Select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (Fosc/4) TOSE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-low transition on TOCKI pin PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the WDT 0 = Prescaler satigned to the Timer0 module PS-2:0-: Prescaler Fale Select bits				

Switch Functions Code Snippet

```
Code Snippet 8 Switch Function
```

```
\label{eq:while} while(1) \; \{ \\ PORTA.F1 = \sim PORTA.F1; //Toggle \; MODE \; LED \\ \cdot \\
         delay_ms(20);//Debounce
         INTF bit = 0;//Clear the INT flag
         PORTA.F1 = \sim PORTA.F1; //Toggle\ MODE\ LED
         //Check if 60 seconds counter interrupted
         if (TMR1IF bit) {
                 //60 counts completed. Read DS1307 registers and update MAX7219
          }
//Check if SYNC/SET switch was clicked while INC switch is clicked
          else if (PORTB.F1) {
                 //In time set mode
          else {
            //Brightness adjust mode
                     //ADC commands while loop
//loop break because of SW0 click
                     if (~PORTB.F1) {
                               //INC button was clicked. In NTP SYNC mode
                     Else {
                               //Exit and go back to sleep mode}
          Configure normal operations
          Return to normal mode
```



3 Components and Electrical Specifications

3.1 Bill of Materials

Component	Value	Quantity	Total Cost (Rs)
PIC16F887 ~I/P	DIP-40	1	299
HW111 DS1307	-	1	49
MAX7219CNG	DIP-28	1	90
7 Segment	0.56 Inch	2 Each	30
Display	0.8 Inch		
IC Holders	24 pin Wide	1	30
	28 pin Narrow	5	
	40 pin	1	
ESP-01	-	1	150
BSS138 Bi-	-	1	41
Directional level			
converter			
AMS1117		1	35
Resistor	4.7k	3	20
	10k	4	
	57k	1	
Capacitor	10uF Electrolytic	2	8
	0.1uF Ceramic	1	
General Purpose	6 * 4 Inch		40
PCB			
Rotary POT	10k		10
Square Switch	-	2	15
Single Strand	2m	1	15
PCB Connector	2 Terminal	1	10
JST Connector	4 Wire	2	20

3.2 MAX7219 and 7 Segment Display

3.2.1 7 Segment Display Absolute Ratings

Absolute Maximum Rating at Ta=25℃

Parameter	AlGaAs Red	Bright Red	Green	Yellow	Red Orange	Unit
Power Dissipation Per Segment	75	40	75	60	75	mW
Peak Forward Current Per Segment (1/10 Duty Cycle, 0.1ms Pulse Width)	125	60	100	80	100	mA
Continuous Forward Current Per Segment	30	15	25	20	25	mA
Derating Linear from 25 [®] Per Segment	0.4	0.2	0.33	0.27	0.33	mA/°C
Reverse Voltage Per Segment	5	5	5	5	5	V
Operating Temperature Range	-35°C to +85°C					
Stroage Temperature Range	-35°C to +85°C					

Figure 48 7 Segment Display Absolute Maximum Ratings

3.2.2 MAX7219 Electrical Characteristics, RSET and Power Dissipation Calculation

Voltage (with respect to GND) V+	Operating Temperature Ranges (T _{MIN} to T _{MAX}) MAX7219C_G/MAX7221C_G0°C to +70°C MAX7219E_G/MAX7221E_G40°C to +85°C Storage Temperature Range65°C to +160°C Lead Temperature (soldering, 10s)+300°C
-----------------------------------	---

(V+ = 5V ±10%, R_SET = 9.53k Ω ±1%, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage	V+		4.0		5.5	V
Shutdown Supply Current	I+	All digital inputs at V+ or GND, T _A = +25°C			150	μA
		R _{SET} = open circuit			8	
Operating Supply Current	I+	All segments and decimal point on, I _{SEG} = -40mA		330		mA
Display Scan Rate	fosc	8 digits scanned	500	800	1300	Hz
Digit Drive Sink Current	I _{DIGIT}	V+ = 5V, V _{OUT} = 0.65V	320			mA
Segment Drive Source Current	I _{SEG}	T _A = +25°C, V+ = 5V, V _{OUT} = (V+ - 1V)	-30	-40	-45	mA
Segment Current Slew Rate (MAX7221 only)	ΔI _{SEG} /Δt	T _A = +25°C, V+ = 5V, V _{OUT} = (V+ - 1V)	10	20	50	mA/μs
Segment Drive Current Matching	ΔI _{SEG}			3.0		%
Digit Drive Leakage (MAX7221 only)	I _{DIGIT}	Digit off, V _{DIGIT} = V+			-10	μА
Segment Drive Leakage (MAX7221 only)	I _{SEG}	Segment off, V _{SEG} = 0V			1	μA
Digit Drive Source Current (MAX7219 only)	I _{DIGIT}	Digit off, V _{DIGIT} = (V+ - 0.3V)	-2			mA
Segment Drive Sink Current (MAX7219 only)	I _{SEG}	Segment off, V _{SEG} = 0.3V	5			mA

Figure 49 MAX7219 Electrical Specification

Current through each segment is 100 times more than the current in ISET. MAX7219 maximum segment current is 40 mA.

In (mA)					
I _{SEG} (mA)	1.5	2.0	2.5	3.0	3.5
40	12.2	11.8	11.0	10.6	9.69
30	17.8	17.1	15.8	15.0	14.0
20	29.8	28.0	25.9	24.5	22.6
10	66.7	63.7	59.3	55.4	51.2

Note: R_{SET} values are in Kilo Ohms ($k\Omega$)

Figure 50 RSET vs Segment Current and LED forward Voltage

Consider 4 digits of HDSP-H103 is used. With maximum segment current at 15mA and forward voltage of 1.8V, appropriate RSET value according to the table is from $50k\Omega - 66.7k\Omega$. Supply voltage is 5V so resistor capable of handling 0.032W power is required.

Power Dissipation of MAX7219 can be calculated using the following equation

$$PD = (V + x 8mA) + (V + - VLED)(DUTY x ISEG x N)$$

where:

 $V+ = supply \ voltage$

DUTY = duty cycle set by intensity register

N = number of segments driven (worst case is 8)

VLED = *LED forward voltage*

ISEG = segment current set by RSET

Consider V+ as 5V, DUTY cycle is set to maximum (31/32), number of digits are 4, VLED is 1.8V and ⁱsegment current is 10mA.

Total Power Dissipation will be PD = $(5 \times 8mA) + (5-1.8)(31/32 \times 10mA \times 8) = 0.248W$.

3.3 A/D Acquisition Time


As given in the PIC16F887 datasheet, Acquisition time is given as

```
Assumptions: Temperature = 50^{\circ}C and external impedance of 10k\Omega 5.0V VDD

TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF = <math>2\mu s + TC + \{(Temperature \cdot 25^{\circ}C)(0.05\mu s/^{\circ}C)\}

The value for TC can be approximated with the following equations:
V_{APPLIED}\left(1 - \frac{1}{2047}\right) = V_{CHOLD} \qquad ;[1] \ V_{CHOLD} \ charged to \ within 1/2 \ lsb
V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad ;[2] \ V_{CHOLD} \ charge \ response \ to \ V_{APPLIED}
V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{2047}\right) \quad ;combining \ [1] \ and \ [2]
Solving for TC:
T_{C} = -C_{HOLD}(R_{IC} + R_{SS} + R_{S}) \ ln(1/2047) = -10pF(1k\Omega + 7k\Omega + 10k\Omega) \ ln(0.0004885) = 1.37\mu s
Therefore:
T_{ACQ} = 2\mu s + 1.37\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)] = 4.67\mu s
```

Here it is considered that the maximum source impedance is $10k\Omega$.



3.4 DS1307 RTC

3.4.1 Electrical Specifications of DS1307

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V _{cc}		4.5	5.0	5.5	V
Logic 1 Input	V _{IH}		2.2		$V_{CC} + 0.3$	V
Logic 0 Input	V _{IL}		-0.3		+0.8	V
V _{BAT} Battery Voltage	V _{BAT}		2.0	3	3.5	V

Figure 52 DS1307 recommended operating conditions

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V; T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C.}) \text{ (Notes 1, 2)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Leakage (SCL)	ILI		-1		1	μΑ
I/O Leakage (SDA, SQW/OUT)	I _{LO}		-1		1	μΑ
Logic 0 Output (I _{OL} = 5mA)	V _{OL}				0.4	V
Active Supply Current (f _{SCL} = 100kHz)	I _{CCA}				1.5	mA
Standby Current	I _{ccs}	(Note 3)			200	μА
V _{BAT} Leakage Current	I _{BATLKG}			5	50	nA
Power-Fail Voltage (V _{BAT} = 3.0V)	V _{PF}		1.216 x V _{BAT}	1.25 x V _{BAT}	1.284 x V _{BAT}	V

Figure 53 DS1307 DC electrical characteristics (on supply)

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 0V, V_{BAT} = 3.0V; T_A = 0^{\circ}C \text{ to } +70^{\circ}C, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.) \text{ (Notes 1, 2)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS
V _{BAT} Current (OSC ON); SQW/OUT OFF	I _{BAT1}			300	500	nA
V _{BAT} Current (OSC ON); SQW/OUT ON (32kHz)	I _{BAT2}			480	800	nA
V _{BAT} Data-Retention Current (Oscillator Off)	I _{BATDR}			10	100	nA

Figure 54 DS1307 DC electrical characteristics (on battery)

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V; T_A = 0^{\circ}C \text{ to } +70^{\circ}C, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Clock Frequency	f _{SCL}		0		100	kHz
Bus Free Time Between a STOP and START Condition	t _{BUF}		4.7			μS
Hold Time (Repeated) START Condition	t _{HD:STA}	(Note 4)	4.0			μS
LOW Period of SCL Clock	t_{LOW}		4.7			μS
HIGH Period of SCL Clock	t _{HIGH}		4.0			μS
Setup Time for a Repeated START Condition	t _{su:sta}		4.7			μS
Data Hold Time	$t_{\text{HD:DAT}}$		0			μS
Data Setup Time	t _{SU:DAT}	(Notes 5, 6)	250			ns
Rise Time of Both SDA and SCL Signals	t _R				1000	ns
Fall Time of Both SDA and SCL Signals	t _F				300	ns
Setup Time for STOP Condition	t _{su:sto}		4.7			μS

Figure 55 DS1307 AC characteristics

CAPACITANCE

 $(T_A = +25^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Pin Capacitance (SDA, SCL)	C _{I/O}				10	pF
Capacitance Load for Each Bus Line	Св	(Note 7)			400	pF

Figure 56 DS1307 Pin capacitance

The DS1307 uses an external 32.768kHz crystal. The oscillator circuit does not require any external
resistors or capacitors to operate.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Nominal Frequency	f _O		32.768		kHz
Series Resistance	ESR			45	kΩ
Load Capacitance	CL		12.5		pF

Figure 57 DS1307 Crystal Specifications

3.4.2 I2C pull-up resistor calculation

The value of the pullup resistor is an important design consideration for I2C systems as an incorrect value can lead to signal loss. A low value resistor (strong pull-up) can prevent the microcontroller or the IC from pulling down the line at the appropriate time. On the other hand a high value resistor (weak pull-up) can prevent the line from going high within the stipulated amount of time.

According to the Texas Instruments I2C specifications, the pull-up resistor minimum value Rp(min) is given as

$$R_p(min) = (Vcc - V_{OL}(max))/I_{OL}$$

Calculating the Rp(min) considering the maximum current sink by PIC16F887 is about 25mA while DS1307 I2C pin is at 5mA with VOL = 0.4V, Rp(min) = (5 - 0.4)/5mA = 920Ω to $1k\Omega$ approximate.

Pull up resistor maximum value Rp(max) is given as

$$Rp(max) = t_{rise}/(Ln((Vcc - V_{IL})/(Vcc - V_{IH})) \times C_{bus})$$


Considering the Bus Capacitance is 400pF, $V_{IH\ PIC16F887}=2V$ and $V_{IH\ DS1307}=2.2V$ and $V_{IL\ PIC16F887}=0.8V$ and $V_{IL\ DS1307}=0.8V$, the Rp(max) is given as Rp(max) = 1000ns/(Ln((5 - 0.8)/(5 - 2.2)) x 400pF) = 6.165k Ω . Minimum power dissipation considering 50% duty cycle is therefore given as

 $P_{RPULL\ dissipate} = 0.5\ x\ V^2/R = 0.5\ x\ 5^2/4.7 = 2.65 mW$ with total dissipation on both lines together is 5.3 mW. A nominal 4.7 k Ω 1/8 Watt resistor can therefore be considered.

HW111 DS1307 module uses 3.3kΩ pull-up resistors. So, power dissipation will be 0.5 x $5^2/3.3$ = 3.78mW and total dissipation on both lines will be 7.56mW.

3.5 Using 3.3V regulator for powering ESP8266-01

Unlike other components in the project which can work on 5V, ESP-01 is 3.3V tolerant. Therefore, for powering this Wi-Fi MCU a regulator with at least 500mA current output capability is needed. AMS1117 is used for regulating 5V to 3.3V and powering the ESP-01.



AMS1117 has a Quiescent Current of 11mA maximum. The dissipation of power as heat is given as (5-3.3) * 300mA = 0.51W while power consumption of ESP-01 is given as 3.3 * 300mA = 0.99W.

AMS1117 General Specification

Output Type Fixed Polarity Positive

Input Voltage Range 1.8V-15V DC

Output Voltage(V) 3.3 Max. Output Current (A) 1

3.6 Power Specification of Entire Project

A USB power source (5V) is used to power the entire project. Total current consumption of the entire project can be calculated by considering the current consumption of individual components which is given in the table below.

Values below are taken from the Datasheet of the respective components.

Component Name	Current Consumption
PIC16F887	HFINTOSC 4Mhz: 1.6mA
	SLEEP LED Current Source: 0.5mA
	SW0 and SW1 Weak Pull up: 0.8mA
	ADC (Not always on): 1mA during initial
	acquisition.
	0.05mA during A/D Conversion cycle
	I2C lines can consume current up to 1.5mA.
	SPI lines have consumption of about 1µA for
	DIN, CLK, LOAD
	It can be therefore considered that maximum
	current consumption in worst case will be 10mA
	(Assumed) for PIC16F887.
DS1307	Max current consumption is not more than
	2mA. SQOut pin is pulled up by $3.3k\Omega$ with
	max current consumption of 1.5mA.
MAX7219	Maximum supply current consumption is 50mA
	(according to the 0.248W dissipation calculated
	in Page 33) (4 digits and all segments turned on)
ESP-01	Average Operating Current is 80mA but may
	peak up to 300mA during Wi-Fi operations.
AMS1117	Quiescent current: 11mA maximum

Maximum current can therefore be not more than 500mA. A typical USB source with 500mA current output can be used. However, it is recommended to use a source with about 800mA current handling capacity as ESP8266 tends to spike up in current consumption while performing Wi-Fi operations.

4 References

 A Beginner's Guide to the ESP8266 https://tttapa.github.io/ESP8266/Chap01 - ESP8266.html

- MAX7219/MAX7221 Serially Interfaced, 8-Digit LED Display Drivers
 https://www.analog.com/media/en/technical-documentation/data-sheets/max7219-max7221.pdf
- PIC16F882/883/884/886/887 Data Sheet ww1.microchip.com/downloads/en/devicedoc/41291d.pdf
- DS1307
 https://www.analog.com/media/en/technical-documentation/data-sheets/DS1307.pdf
- DS1307 Breakout Board Schematic https://forum.arduino.cc/t/tiny-rtc-charging-circuit-schematic/431613
- AMS1117 http://www.advanced-monolithic.com/pdf/ds1117.pdf
- Understanding I2C Bus
 https://www.ti.com/lit/an/slva704/slva704.pdf?ts=1677309272009&ref_url=https%253A%252F%252

 Fwww.google.com%252F#:~:text=The I2C bus is a standard bidirectional interface that uses,been addressed by the master.
- I2C Bus Pullup Resistor Calculation https://e2e.ti.com/cfs-file/ key/communityserver-discussions-components-files/6/I2C-Bus-Pullup-Resistor-Calculation.pdf
- Bi-Directional Converter Guide https://learn.sparkfun.com/tutorials/bi-directional-logic-level-converter-hookup-guide