

# Need for DMA:

In micro processor based systems data transfer can be controlled by either software or hardware.

## Software controlled data transfer:

The following ~~steps~~ <sup>tasks</sup> are performed by MP to transfer data from I/O device to memory or from memory to I/O device.

- 1) To fetch the instruction.
- 2) To decode the instruction.
- 3) To execute the instruction.

To carry out these tasks the MP requires considerable time, so this method of data transfer is not suitable for large data transfers such as data transfer from magnetic disk or optical disk to memory. In such situations hardware controlled data transfer technique is used.


## EX:- software controlled data transfer:

```

MOV CX, COUNT    -> initialize count
MOV DX, PORT-ADD -> 'Load port address in DX
BACK: MOV AL, [SI] -> get byte from memory
      OUT DX, AL   -> send byte to o/p port
      INC DX       -> increment port address
      INC SI       -> increment memory pointer.
      LOOP BACK    -> Repeat until CX=0.
      RET.


```

Flow chart:



### Hardware controlled data transfer

External device is used to control data transfer. External device generates address & control signals required to control data transfer and allows peripheral device to directly access the memory. Hence this technique is referred to as Direct memory access (DMA) & external device which controls the data transfer is referred to as DMA controller.



DMA controller operating in a MP system.

DMA idle cycle:

When the system is turned on, the switches are at position 'A', the buses are connected from MP to the system memory & peripherals. To read a block of data from the disk, MP sends a series of commands to the disk controller device telling it to search & read the desired block of data from the disk.

When the disk controller is ready to transfer 1st byte of data, it sends DMA request DREQ signal to the DMA controller. Then DMA controller sends a hold request HRQ signal to the MP. The MP responds to this HOLD signal & sends out HLDA (Hold acknowledge) signal to change switch position from A to B. This disconnects the MP from the buses & connects DMA controller to the bus.

## DMA active cycle

3/3

Here the DMA controller gets control of the buses, it sends its memory address where the first byte of data from the disk is written. It also sends a DMA acknowledge, DACK signal to disk controller device telling it to get ready for data transfer, and it asserts both  $\overline{IOR}$ ,  $\overline{MEMO}$  signals on the control bus.

$\overline{IOR}$  → signal enables the disk controller to output the byte of data from the disk on the data bus.

$\overline{MEMO}$  → signal enables the addressed memory to accept data from the data bus.


In this technique data is transferred directly from the disk controller to the memory location without passing through CPU ~~at the DMA controller~~.

\*

8257 DMA controller.

- \* A DMA controller is designed to complete the bulk data transfer task much faster than the CPU.
- \* The Direct memory access or DMA mode of data transfer is the fastest amongst all the modes of data transfer.
- \* In this mode the device may transfer data directly to/from memory without any interference from the CPU.
- \* The device requests the CPU, to hold the data, address & control bus, so that the device may transfer data directly to/from memory.
- \* 8257 is a four channel DMA controller designed to be interfaced with their family of MP's.

Internal architecture.



The direct memory access: DMA.

Block

D

TC: The bits 14 & 15 of the TC register indicate the type of the DMA operation (bytes/s).

| A15/RO | A14/WR | Type of DMA operation |
|--------|--------|-----------------------|
| 0      | 0      | verify DMA cycle      |
| 0      | 1      | write DMA cycle       |
| 1      | 0      | read DMA cycle.       |
| 1      | 1      | (invalid)             |

Mode set Register: The function of MR is to enable the DMA channels individually and also to set the various modes of operation.

A DMA channel should not be enabled till the DMA address register & the TC contain valid information, otherwise an uncounted DMA request may initiate a DMA cycle.

→ mode set register should be programmed by the CPU for enabling the DMA channels only after initializing the DMA address register & TC.

→ If TC stop bit is set, the selected channel is disabled after the TC condition is reached.

→ Auto load if set, enables channel 2 for repeat block chaining operations.

→ After transferring the first block using DMA, channel 2 registers are re-loaded with channel 3 registers for the next block transfer, if update flag is set.

→ Extended write bit: If set extends the duration of  $\overline{MEMO}$  &  $\overline{HOLD}$  signals by activating them earlier.

This is useful in interfacing the peripherals with different access times. If the peripheral is not accessed within the stipulated time, it is expected to give the 'NOT READY' indication to 8257; to request it to add one or more wait states in the DMA cycle.

## Block diagram of 8257: description:

### Data bus buffer:

- \* It is a bidirectional 8-bit buffer which interfaces the 8257 to the system data bus.
- \* In slave mode, it is used to transfer data b/w peripheral registers of 8257.
- \* In master mode, it is used to send higher byte address (A8-A15) on the data bus.

### Read/write logic:

- \* when the CPU reading one of the internal registers of 8257 the Read/write logic accepts the I/O Read & write signals, decodes the least significant four address bits (A0-A3) either writes the contents of the data bus into address register (a) place the contents of the address register on to the data bus.
- \* during DMA cycles the read/write logic generates the I/O read and memory write (a) I/O write and memory read signals, which control the data transfer b/w peripheral and memory device.

### DMA channels:

The 8257 provides four identical channels, labeled CH0 to CH3. Each channel has two sixteen bit registers.


- (i) DMA address register (ii) terminal count register.

### (i) DMA address register format:

|     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| A15 | A14 | A13 | A12 | A11 | A10 | A09 | A08 | A07 | A06 | A05 | A04 | A03 | A02 | A01 | A00 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|

- \* DMA has 16-bit address register.
- \* It specifies the address of the first memory location to be accessed.
- \* It is necessary to load valid memory address in the DMA address register before channel is enabled.

## Terminal count register.



- $T_1, T_0$  type of operation. used for ceasing or stopping the data transfer through a DMA channel after the required no. of DMA cycles.
- 0 0  $\rightarrow$  DMA verify cycle.
  - 0 1  $\rightarrow$  DMA write cycle
  - 1 0  $\rightarrow$  DMA Read cycle
  - 1 1  $\rightarrow$  illegal.

\* The 'TC' specifies the type of DMA operation to be performed.  
Control logic.


It controls the sequence of operations during all DMA cycles. (DMA read, DMA write, DMA verify) by generating the appropriate control signals.

It consists of mode set register & status register.


\* mode set register is programmed by the CPU to configure 8257

\* status register is read by CPU to check which channels have reached a terminal count condition.

## Mode set register.



## Status register.



## Priority resolver.


It resolves the peripheral requests. It can be programmed to work in two modes, either in fixed mode or rotating priority mode.

## operating modes of 8257.

The 8257 can be programmed to operate in following modes.

### Rotating priority mode.

In this, the priority of the channels has a circular sequence.



### fixed priority mode.

priorities for each channel are fixed.

| Priority  | channel. |
|-----------|----------|
| highest 1 | 0        |
| 2         | 1        |
| 3         | 2        |
| Lowest. 4 | 3.       |

↓  
Priority solving table.

### Extended write mode:

The extended write option provides alternative timing for the  $\overline{RD}$  and memory write signals which allows the devices to be turned on early  $\cdot$ READY and prevents the unnecessary occurrence of wait states in the 8257.

### TC stop mode:

If the TC stop bit is set, a channel is disabled after the TC  $\cdot$ OP goes high, thus automatically preventing further DMA operation on that channel.

### Auto load mode:

In this mode, channel 2 parameters are initialized as usual for the first data block. These parameters are automatically duplicated in the channel 3 registers when channel 2 is initialized.


After the first block of DMA cycles is executed by channel 2, the parameters stored in the channel 3 registers are transferred to channel 2 during an 'update' cycle.

Channel 2 registers - 16 bit address register, 16 bit count register, 16 bit address register, 16 bit count register, 16 bit address register, 16 bit count register.

### DMA address registers:

It has 16 bit address register. It specifies the address of the first memory location to be accessed. Note that the address of the first memory location is a full address of the channel is 16 bit.

Channel count register - It specifies the type of operation performed.



8255 PPI [Programmable I/P-O/P port] PPI. (1)

(a) PPI.


20/9/1

The 8255 I/P O/P port chip 8255 is also known as programmable peripheral I/P-O/P port.

\* 8255 is designed by intel for the use with 8-bit, 16-bit and higher capability microprocessors.

\*

8255: Internal Architecture



8255 Internal Architecture.

\* It has 24 I/O lines.

\* 24 I/O lines are individually programmed as two groups of 12 lines each. Two groups are named as group A + group B. 3 groups of eight lines each.

\* A group contains a subgroup of eight I/O lines called as 8-bit port.

another subgroup of four I/O lines is a 4-bit port.

\* group A contains an 8-bit port A along with a 4-bit port C upper,

\* port 'A' lines are identified by symbols PA0-PA7 while the port C lines are identified by symbols ~~PA~~ PC4-PC7.

\* group B contains an 8-bit port B, containing lines PB0-PB7 & a 4-bit port C with lower bits PC0-PC3.

\* port 'c' upper & port 'c' lower can be used in combination as an 8-bit port C.

\* Both port 'c' upper & port 'c' lower are assigned with the same address.

\* so in 8255 PPI one may access as three 8-bit I/O ports or two 8-bit & two 4-bit I/O ports.

\* All these ports can function independently either as I/O or as O/P ports

\* Individual functioning of ports can be achieved by programming the bits of an internal register of 8255 called as control word register (CWR).

\* 8-bit data bus buffer is controlled by the read/write control logic.

\* The read/write control logic manages all of the internal & external transfers of both data & control words.

\*  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{A_0}$ ,  $\overline{A_1}$ , RESET are the I/O pins provided by the  $\mu P$  to the READ/WRITE control logic of 8255.

\* 8-bit, 3-state bidirectional buffer is used to interface the 8255 internal data bus with the external system data bus.


\* This buffer receives & transmits data upon the execution of I/O O/P instructions by the micro processor.

The control words & status information is also transferred through the buffer

Pin Configuration

37

24



A 8 } 24  
 B 8 }  
 C 8 }  
 D 8 }  
 RD 8 }  
 WR 8 }  
 A0 8 }  
 A1 8 }  
 CS 8 }  
 GND 8 }  
 VCC 8 }  
 RESET 8 }

PA7-PA0: These are eight port A lines acts as either latched o/p or buffered i/p lines depending on the CLR loaded the CLR register.

PC7-PC4: upper nibble of port C lines. acts as either o/p latches or i/p buffer lines.  
 \* also use for generation of handshake lines in mode 1

PC3-PC0: lower port C lines  
 \* acts as either o/p latch or i/p buffer lines.  
 \* also use for generation of handshake lines in mode 0

PB0-PB7: These are the eight port B lines which are used as o/p lines or buffered i/p lines as same as port A.

$\overline{RD}$ : i/p line driven by the MP.

\* low state indicates the read operation to 8255.

$\overline{WR}$ : i/p line driven by the MP.

\* low state indicates the write operation to 8255.

$\overline{CS}$ : chip select line.

$\overline{CS} = 0$  this state enables the 8255 to respond to  $\overline{RD}$  &  $\overline{WR}$  signals, - otherwise  $\overline{RD}$  &  $\overline{WR}$  signals are neglected.

$A_1-A_0$ : \* Address i/p lines driven by the MP.

\*  $A_1-A_0$  with  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{CS}$  forms the following operations for 8255. These address lines are used for addressing any one of the four registers.

| $\overline{RD}$ | $\overline{WR}$ | $\overline{CS}$ | $A_1$ | $A_0$ | i/p (Read) cycle.   |
|-----------------|-----------------|-----------------|-------|-------|---------------------|
| 0               | 1               | 0               | 0     | 0     | port A to data bus. |
| 0               | 1               | 0               | 0     | 1     | port B to data bus. |
| 0               | 1               | 0               | 1     | 0     | port C to data bus. |
| 0               | 1               | 0               | 1     | 1     | CWR to data bus.    |

| $\overline{RD}$ | $\overline{WR}$ | $\overline{CS}$ | $A_1$ | $A_0$ | op (write) cycle   |
|-----------------|-----------------|-----------------|-------|-------|--------------------|
| 1               | 0               | 0               | 0     | 0     | data bus to port A |
| 1               | 0               | 0               | 0     | 1     | data bus to port B |
| 1               | 0               | 0               | 1     | 0     | data bus to port C |
| 1               | 0               | 0               | 1     | 1     | data bus to CWR.   |

| RD | COR | CS | A <sub>1</sub> | A <sub>0</sub> | function.           |
|----|-----|----|----------------|----------------|---------------------|
| x  | x   | 1  | x              | x              | data bus tristated. |
| 1  | 1   | 0  | x              | x              | data bus tristated. |

Do-D7: Data bus lines these carry data of control word to/from the MP.

RESET: \* logic high on this line clears the cor of 8255.  
\* by default after reset all ports are set as i/o ports.

Modes of operation of 8255 PPI

Two basic modes of operation are   
 ↳ I/O operation   
 ↳ BSR (bit set reset) mode of operation

I/O mode: \* In this mode, the 8255 ports work as programmed I/O ports.


\* I/O mode again can be carried out as mode 0, mode 1, mode 2 operations.

BSR mode: \* In this mode only port C (PC0-PC7) can be used to set or reset its individual port bits.

\* Any of the 8-bits of port C can be set or reset depending on B<sub>0</sub> of the control word.

\* The bit to be set or reset is selected by bit select flag B<sub>3</sub>, B<sub>2</sub> and B<sub>1</sub> of the cor.


The COR format



| B <sub>3</sub> | B <sub>2</sub> | B <sub>1</sub> | selected bits of port C.           |
|----------------|----------------|----------------|------------------------------------|
| 0              | 0              | 0              | B <sub>0</sub> (@) PC <sub>0</sub> |
| 0              | 0              | 1              | B <sub>1</sub> PC <sub>1</sub>     |
| 0              | 1              | 0              | B <sub>2</sub> PC <sub>2</sub>     |
| 0              | 1              | 1              | B <sub>3</sub> PC <sub>3</sub>     |
| 1              | 0              | 0              | B <sub>4</sub> PC <sub>4</sub>     |
| 1              | 0              | 1              | B <sub>5</sub> PC <sub>5</sub>     |
| 1              | 1              | 0              | B <sub>6</sub> PC <sub>6</sub>     |
| 1              | 1              | 1              | B <sub>7</sub> PC <sub>7</sub>     |

I/O modes:

mode 0 : (Basic I/O mode).




What is the function of handshaking signal in 8086M?

- Q1: I/O devices accept & release information at much slower rate than the MP.
- Handshaking is the method that synchronize the I/O devices with the MP.

Control word formats:

(4)

In BSR mode of operation:




- (3) \* Any of the 8-bits of port C can be set or reset depending on B0 of the CWR
- (2) \* The bit to be set or reset is selected by bit select flags B3, B2, B1 of the CWR.
- (1) \* In this mode only port C can be used to set or reset its individual port bits. (PC0-PC7).

\* The combination of B3 B2 B1 selects the bits of port C as follows:

| B3 | B2 | B1 | selected bits of port C |
|----|----|----|-------------------------|
| 0  | 0  | 0  | B0                      |
| 0  | 0  | 1  | B1                      |
| 0  | 1  | 0  | B2                      |
| 0  | 1  | 1  | B3                      |
| 1  | 0  | 0  | B4                      |
| 1  | 0  | 1  | B5                      |
| 1  | 1  | 0  | B6                      |
| 1  | 1  | 1  | B7                      |

Ex:-1) write the value of control word for setting B0 of port C.



CWR = 01h for setting 1st bit  
 CWR = 00h for setting 0th bit

(4)

Interfacing :-

The working configuration of a general  $\mu P$  can be coordinated by a key board, display system, memory system & I/O ports along with  $\mu P$ . The  $\mu P$  may be seen as the heart of the system while all the peripheral ckt's including memory system are built around the  $\mu P$ .

Most of the peripheral devices are designed and interfaced with a  $\mu P$  either to enable it to communicate with the user or an external process & to ease the ckt operation so that the  $\mu P$  works more efficiently & effectively.

\* Each

EX-2:- write the value of CWR for setting the 4th bit of port 'C'.

|    |    |    |    |    |    |    |    |
|----|----|----|----|----|----|----|----|
| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| 0  | X  | X  | X  | 1  | 0  | 0  | 1  |

$\Rightarrow 09h$ .

CWR = 09h.  
 4th bit of port C is selected.

for resetting the 4th bit the value is = 08h.

EX-3:- write the value of CWR for setting the 6th bit of port 'C' & for resetting that bit what is the value of CWR.

|    |    |    |    |    |    |    |    |
|----|----|----|----|----|----|----|----|
| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| 0  | X  | X  | X  | 1  | 0  | 0  | 1  |

0Dh

6th bit is set.  
 6th bit of port C is selected

Resetted value = 1100  $\Rightarrow 0Ch$ .

Q. ~~using~~ using the ALP of program (1) design a delay of 10 minutes

(5)

sol:-  $f = 1000000$   
 $T = 0.1 \mu\text{sec.}$

In BSR mode.

| port c bits: | control word to set | control word to reset |
|--------------|---------------------|-----------------------|
| B0           | 01h                 | 00h                   |
| B1           | 03                  | 02h                   |
| B2           | 05                  | 04                    |
| B3           | 07                  | 06                    |
| B4           | 09                  | 08                    |
| B5           | 0B                  | 0A                    |
| B6           | 0D                  | 0C                    |
| B7           | 0F                  | 0E                    |

→ PC → 8

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
|----|----|----|----|----|----|----|----|
| 0  | x  | x  | x  | -  | -  | -  | -  |
|    | 0  | 0  | 0  |    |    |    |    |

Q - set  
D - Reset

- 0 0 0 0 → PC0
- 0 0 1 → PC1
- 0 1 0 → PC2
- 0 1 1 → PC3 → CWR to set 07.  
to Reset 06.
- 1 0 0 → PC4
- 1 0 1 → PC5
- 1 1 0 → PC6
- 1 1 1 → PC7

Stack & Stack structure

|               |   |                       |
|---------------|---|-----------------------|
| →             |   | states for execution. |
| MOV CX, count | → | 4                     |
| DEC CX        | → | 2                     |
| NOP           | → | 3                     |
| JNZ label     | → | 16                    |
| RET           | → | 8                     |

Ex: write a program to generate a delay of 100ms using an 8086 system that runs on 10MHz.

Sol:  $T_d = 100\text{ms}$ .

No. of clock cycles required for execution of loop once = 2 + 3 + 16 = 21  
dec    nop

MOV CX, count is not in the delay generation loop.

Time required for execution of the loop once =  $nT = \frac{21 \times 1}{10\text{MHz}} = 21 \times 10^{-8}\text{s} = 2.1\text{usec}$ .

Sol: MOV CX, BA03h    load count register.

WAIT : DEC CX    DEC

NOP    wait till

JNZ WAIT    count register.

$$\text{count } N = \frac{\text{Required delay } (T_d)}{n \times T}$$

$$\text{Required count} = \frac{T_d}{n \times T} = \frac{100 \times 10^{-3}}{2.1 \times 10^{-6}} = 47.619 \times 10^3 = 47619 = \text{BA03H}$$

## I/O modes of 8255 PPI.

6

mode 0: Simple i/p & o/p mode.


In this mode

- \* port A & port B are used as two simple 8-bit I/O ports.
- \* port C as two 4-bit ports.
- \* each port can be programmed to function as simply an i/p port & an o/p port.

The i/p/o features of in mode 0 are as follows

- 1) o/p's are latched
- 2) i/p are buffered, not latched.
- 3) ports do not have handshake & interrupt capability.

Mode-1: i/p/o with handshake.




- \* In this mode i/p & o/p data transfer is controlled by handshaking signals.
- \* handshaking signals are used to transfer data b/w devices whose data transfer speeds are not same.

Ex:

- \* handshaking signals are used to tell computer whether printer is ready to accept the data or not. If printer is ready to accept the data then after sending data on data bus, computer uses another handshaking signal (STB) to tell printer that valid data is available on the data bus.

3/3



- mode 0 features : also called of simple I/O mode
- 1) we can program port A & B as I/O ports
  - 2) port C (upper) & lower 4 bits also programmed
  - 3) Handshaking feature is not implemented

mode 1 : port A & port B can be programmed of I/O mode  
 port C upper & lower 4 bits also programmed  
 Handshaking feature is implemented

mode 2 : also called of bidirectional I/O mode  
 only port 'A' can be programmed of I/O.


port C bits are used for the generation of handshaking signals.

WR : 8bit reg. there by programming the individual fields we can assign the req. function of 8255 PPI by the selection of require bits.

simple means : mode '0'

31:  
Control word format in I/O mode.

(7)




Ex: write a program to initialize 8255 in the configuration given below

1. port A: simple iIP -> mode 0
2. port B: simple oIP
3. port C: oIP
4. port C: iIP

AX 04 00  
C4 00

Assume address of the control word register of 8255 is 83h.

sol:-



simple iIP & oIP port operation is considered in mode 0.

```
MOV AL, 98h -> Load control word
OUT 83h, AL -> send control word to 83h
```

Read IN  
write OUT

## Model features:

- \* Two ports port A & port B function as 8-bit I/O ports. They can be configured either as I/P or O/P port.
- \* Each port uses three lines from port C as handshake signals. The remaining two lines of port C can be used for simple I/O functions.
- \* I/P and O/P data are latched.
- \* Interrupt logic is supported.


## Mode-2:- (Bi-directional I/O data transfer).

- \* This mode allows bi-directional data transfer over a single 8-bit data bus using handshake signals.
- \* This feature is available only in group A with port A as the 8-bit bi-directional data bus. PC<sub>6</sub>-PC<sub>7</sub> are used for handshake purpose.
- \* Both I/P & O/P are latched.
- \* The remaining lines of port C PC<sub>0</sub>-PC<sub>2</sub> can be used for simple I/O functions.
- \* Port B can be programmed in mode 0 or in mode 1.
- \* When port B is programmed in mode 1, PC<sub>0</sub>-PC<sub>2</sub> lines of port C are used as handshake signals.

37: write a program to initialize 8255 in the configuration given below. (75)

1. port A: o/p with handshake.
2. port B: i/p with handshake.
3. port C: o/p
4. port C: i/p.

Assume address of control word register of 8255 is 23h.



D7:  $\downarrow$   $\overline{IO/\overline{O}}$   
 D6:  $\downarrow$  PORTA  $\overline{mode}$   
 D5:  $\downarrow$  PORTA: o/p  
 D4:  $\downarrow$  PORTB: i/p  
 D3:  $\downarrow$  PORTB:  $\overline{mode}$   
 D2:  $\downarrow$  PORTB: i/p  
 D1:  $\downarrow$  PORTC: o/p  
 D0:  $\downarrow$  PORTC: i/p  
 hard shake operation covered out by  $\overline{IO/\overline{O}}$  initializing port in  $\overline{mode}$



```

MOV AL, 0AEh → load control word
OUT 23h, AL → send control word.
    
```

Ex3 blink port 'C' bit of 8255.


write a program for the above requirement. assume the address of control word register is 83h .. use BSR mode.

Sol:



```

Program:
MOV AL, 01h → load CWR to AL
OUT 83h, AL → load CWR value to 83 address
CALL delay → call delay subroutine
MOV AL, 00h → load CWR to make AL
OUT 83h, AL → CWR value to 83 address
CALL delay → call delay subroutine
JMP back → Repeat.
    
```



9 0 1 0 1 0  
 delay ↓  
 delay ↓

IN:- i/p a byte or word from port.

IN → instruction will copy data from a port to the accumulator.

8-bit port data → AL

16-bit port data → AX.

Ex:- IN AL, 0F8h ; copy a byte from port 0F8h to AL.

IN AX, 95h ; copy a word from port 95h to AX.

OUT:-

MOV DX, 30F8h. → Load 16-bit address of port in DX.

IN AL, DX → copy a byte from 8-bit port 30F8h to AL

IN AX, DX → copy a word from 16-bit port 30F8h to AX.

OUT:- send a byte or word to a port.

The out instruction copies a byte from AL or a word from AX to the specified port.

Ex:- OUT 0F8h, AL → copy contents of AL to 8 bit port 0F8h.

OUT 0F8h, AX → copy contents of AX to 8 bit port 0F8h.

(a) MOV DX, 30F8h → load 16-bit address of the port in DX

OUT DX, AL → copy the contents of AL to port 30F8h

OUT DX, AX → copy the contents of AX to port 30F8h.

IN → read data from port

OUT → write data to port.

3%  
Interface an 8255 with 8086 to work as an I/O port.

Utilize port A as o/p port.


port B as i/p port.

port C as o/p port.

port A address should be 0740h.


← B

write a program to sense switch positions sw0-sw7 connected at port A, the sensed pattern is to be displayed on port A, to which 8 LEDs are connected, while the port C lower displays number of on switches out of the total eight switches.




Address of port A = 0740h.

port address calculation of 8255 PPI.



I/O lines.

| 8255   | A15 | A14 | A13 | A12 | A11 | A10 | A09 | A08 | A07 | A06 | A05 | A04 | A03 | A02 | A01 | A00 |
|--------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| ports  |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| port A | 0   | 0   | 0   | 0   | 0   | 1   | 1   | 1   | 0   | 1   | 0   | 0   | 0   | 0   | 0   | 0   |
| port B | 0   | 0   | 0   | 0   | 0   | 1   | 1   | 1   | 0   | 1   | 0   | 0   | 0   | 0   | 0   | 0   |
| port C | 0   | 0   | 0   | 0   | 0   | 1   | 1   | 1   | 0   | 1   | 0   | 0   | 0   | 0   | 1   | 0   |
| CWR    | 0   | 0   | 0   | 0   | 0   | 1   | 1   | 1   | 0   | 1   | 0   | 0   | 0   | 0   | 1   | 0   |



- from 8086 system bus.


MX mode.

Program


```

MOV DX, 0746h ; initialise cvar with
MOV AL, 82h ; control word 82h.
OUT DX, AL ; 0742
SUB DX, 04 ; get address of port B in Dx.
IN AL, DX ; Read port B for switch.
SUB DX, 02 ; 0740 positions into AL and get port A address in Dx.
OUT DX, AL ; Display switch positions on port A.
MOV BL, 00h ; initialise BL for switch count.
MOV CH, 08h ; initialise CH for total switch number.
YY: ROL AL ; Rotate AL through carry to check.
JNC XX ; whether the switches are on &
INC BL ; off, i.e either 1 & 0
XX: DEC CH ; 0700 check for next switch. If
JNZ YY ; all switches are checked, the
MOV AL, BL ; 0714 number of on switches are
ADD DX, 04 ; in BL. Display it on port C
OUT DX, AL ; lower.
HLT ; stop.

```



\* Initialise port A as I/P port in mode 0.



Program:


```

MOV AL, 90h
OUT CB, AL
IN AL, CB
MOV [SI], AL
  
```

```

MOV SI, 1500h.
MOV AL, 90h. → Load control word in to AL.
OUT CB, AL → write AL content to port CB
IN AL, CB → Read data from port CB to AL.
MOV [SI], AL → Load the AL content in its address pointed by SI [1500h].
INT 3.
  
```

Ex: 2 \* Initialise port A as I/P port & port B as O/P port in mode 0.



Program:

```

MOV AL, 90h → initialise port A as I/P port.
OUT CB, AL. → write data to port CB
IN AL, CB → Read data from port.
OUT C2, AL → write data to port C2.
INT 3.
  
```

Ex: 3 \* Initialise port C as O/P port in mode 0.

```

MOV AL, 90
OUT C6, AL
MOV AL, 80
OUT C4, AL
INT 3.
  
```

Interface 16-bit 8255 ports with 8086. The address of port A is F0h.


Sol:- To implement 16-bit port two 8255 are required.

one will act as lower 8-bit port D0-D7.

upper 8-bit port D8-D15.

while initializing AL3AH both should be loaded with suitable control

In this system, port A, port B & port C all may work as 16-bit ports.



Interfacing 16-bit 8255 ports with 8086.


→ 16-bit devices are interfaced directly with the 16-bit data using A0 and BHE pins of 8086.

→ 8-bit I/O devices are interfaced with lower order data bus of

Interface ADC 0808 with 8086 using 8255 ports. Use port A of 8255 for transferring digital data out of ADC to the CPU and port C for control signals. Assume that an analog I/P is present at I/P<sub>2</sub> of the ADC and a clock I/P of suitable freq is available for ADC. Draw a schematic and write required ALP.


sol:

$CWR = 98h \Rightarrow A \rightarrow i/p$   
 $CL = ip$   
 $CL = o/p$



Analog I/P<sub>2</sub>      Address Pins  
 I/P<sub>2</sub>              ABC  
                     0 1 0  $\rightarrow$  to select I/P<sub>2</sub>

- ALE,  $\overline{OE}$   $\rightarrow$  get connected with +5V. to select ADC & enable the I/P<sub>2</sub>.
- $\overline{EOC}$  acts as an I/P port to receive EOC signal.
- $\overline{SOC}$  I/P port to send SOC to the ADC.
- port A acts as a 8-bit I/P data port to receive the digital data out from the ADC. The.
- port B  $\rightarrow$  O/P port to write the address



```

mov AL, 98h } initialise 8255
out cwr, AL }
mov AL, 0L } select I/P2 of analog I/P. wait
out port B, AL }
mov AL, 00h } give start of conversion.
out port C, AL } pulse to the ADC.

out port C, AL
mov AL, 00h
out port C, AL
IN AL, port C } check for EOC
RCL } reading port C
JNC wait } end rotating
IN AL, port A } get carry
HLT } EOC, read
    
```

Interface 4x4 keyboard with 8086 using 8255. and write an ALP

for detecting a key closure and return the key code in AL. The de-bouncing period for a key is 10ms. use software key debouncing technique. DEBOUNCE is an available 10ms delay routine.

sol:


4x4  $\Rightarrow$  4 rows & 4 columns.


port A used as o/p port for selecting a row of key.

port B " " i/p " " sensing a closed key.



$\therefore$  key board lines are selected one by one through port A  
port B lines are polled continuously. till a key closure is sensed. then routine DEBOUNCE is called for key debouncing.

The key code is decided depending upon the selected row and a low sensed column.





00000000  
9 bit.



201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300

# ADC (Analog to digital converter interfacing).


① (28-30)  
DAC ← ADC  
Interfacing.

## General Algorithm for ADC Interfacing.

- 1) Ensure analog I/P signal, applied to the ADC.
- 2) Issue SOC pulse to ADC.
- 3) Read EOC signal to mark the end of conversion process.
- 4) Read digital data o/p of the ADC or equivalent digital o/p.

## ADC 0808/0809. Features:

- \* 0808 ~~uses~~ ADC is an 8-bit.
- \* ADC uses CMOS, successive approximation converters.
- \* conversion delay is 10µs.
- \*  $\text{clock } f = 640 \text{ kHz}$ .
- \* the converter internally has 3:8 analog multiplexers so at a time eight different analog I/P's can be connected to the chips.
- \* out of these eight I/Ps only one can be selected for conversion by using address lines ADD A, ADD B & ADD C.
- \* using these address I/P, multichannel data acquisition systems can be designed using a single ADC.
- \* The CPU may drive these lines using o/p port lines in case of multichannel applications. SOC clock



Analog IP selected

Address lines

|      | C | B | A |
|------|---|---|---|
| I/P0 | 0 | 0 | 0 |
| I/P1 | 0 | 0 | 1 |
| I/P2 | 0 | 1 | 0 |
| I/P3 | 0 | 1 | 1 |
| I/P4 | 1 | 0 | 0 |
| I/P5 | 1 | 0 | 1 |
| I/P6 | 1 | 1 | 0 |
| I/P7 | 1 | 1 | 1 |

AOC → 8

AOC 8-bit, 0809/0  
n-bit 7109/1  
anal slope

Pin

|            |             |
|------------|-------------|
| I/P2 → 1   | 28 ← I/P2   |
| I/P4 → 2   | 27 ← I/P1   |
| I/P5 → 3   | 26 ← I/P0   |
| I/P6 → 4   | 25 ← ADDR   |
| I/P7 → 5   | 24 ← ADDR   |
| SOC → 6    | 23 ← ADDR   |
| EOC → 7    | 22 ← ALE    |
| O3 → 8     | 21 ← O7MSB  |
| OE → 9     | 20 ← O6     |
| CLK → 10   | 19 ← O5     |
| VCC → 11   | 18 ← O4     |
| Vref+ → 12 | 17 ← O3 LSB |
| GND → 13   | 16 ← Vref-  |
| O1 → 14    | 15 ← O2     |

I/P0-I/P7 → analog IP's

ADDR A, B, C → address lines for selecting analog IP's

O7-O0 → digital 8-bit OP O7MSB & O0LSB

SOC → start of conversion signal pin

EOC → end of conversion signal pin

OE → OIP latched enable pin

OE = 1 enable OIP  
= 0 disable OIP

CLK → clock IP for AOC

VCC, GND → supply pins +V & GND

Vref+ & Vref- → reference voltage +ve (+V<sub>ref</sub>)  
-ve (0V min)

conversion delay

\* time taken by the AOC from the active edge of soc pulse till the active edge of EOC signal.

\* time taken by the converter to calculate the equivalent digital data OIP from the moment of the start of conversion is called conversion delay.

37:

# AD 7523 - 8 bit multiplying DAC.


(2)

## features:-

- \* 16 pin DIP package.
- \* contains R-2R ladder ( $R=10K\Omega$ ) for digital to analog conversion along with single pole double throw nmos switches used to connect the digital inputs to the ladder.
- \* supply range from (+5V to +15V).
- \*  $V_{ref}$  range = -10V to +10V.

DAC  $\rightarrow$  convert binary nos into <sup>this analog</sup> equivalent voltages  
 DAC  $\rightarrow$  Applications: digitally controlled gains, motor speed controls, programmable gain amplifiers etc.


## Pin diagram



extended back resistor.

- \* ~~error~~ <sup>error</sup> is connected b/w OUT<sub>1</sub> & OUT<sub>2</sub> to save the DAC from -ve transients.
  - \* An op-amp is used as a current to voltage converter at the OP of AD 7523 to convert the current OP of AD 7523 to a V+ supply range = extended supply range of +5V to +15V. proportional output voltage.
- $V_{ref}$  in range = -10V to +10V.

Ex 1) Interface DAC AD7523 with an 8086 CPU running at 8 MHz  
 write an assembly language program to generate a sawtooth  
 of period 1 msec with  $V_{max} = 5V$ .



\* port A o/p port.

mov AL, 80h      initialise port A as o/p port.

out cwr, AL.

again : mov AL, 00h      start the ramp from 0V.

back : out portA, AL      g/p 00h to DAC.

inc AL      increment AL to get ramp o/p.

cmp AL, 0F2h      is upper limit reached?

jb back      if not, then increment the ramp



jmp again.      else start again from 00h of generating sequence.

ends.

$$T = 1/8 = 0.125 \mu s$$

Time required for the execution of loop once =  $2 \times 0.125 \mu s = 2.625 \mu s$ .

$$\text{Count} = \frac{T}{\Delta t} \Rightarrow \frac{1 \text{ ms}}{2.625 \mu s}$$



# DAC 0800: 8-bit Digital to analog converter.

(3)

features: 0800 is a monolithic 8-bit DAC manufactured by National Semiconductor.


- \* settling time around 100ns.
- \* operates at supply voltages i.e from 4.5V to 18V.
- \* <sup>usually</sup>  $V^+$  is at +12V &  $V^-$  kept at -12V.
- \* Pin diagram

threshold control  $\rightarrow$


$V^+$   $\rightarrow$  range is from 4.5V to 18V.

usually  $V^+$  is +5V @ +12V.

$V^-$   $\rightarrow$  kept at minimum -12V.



- \* write an assembly language program to generate a triangular wave of 'f' 500 Hz using the interfacing ckt given. <sup>in fig.</sup> The 8086 system operates at 8 MHz. The amplitude of the triangular wave should be +5V.



$V_{ref} = +5V$ . to generate a wave of +5V amplitude.

eg:  $f = 500Hz$ .  $T = 2msec$ .

Assume the wave to be generated is symmetric, the wave for rise for 1ms and fall for 1ms. This will be repeated continuously.

mov AL, 80h } Initialization of port A.  
out COR, AL

mov AL, 00h } Start rising ramp from 0V by sending 00h to DAC

Back: out port A, AL

inc AL } Increment ramp till 5V.

cmp AL, FFh } i.e FFh -> if it is not equal

JB Back } if it is FFh then,

Back: out port A, AL } output it and start the falling



dec AL } ramp by decrementing the

cmp AL, 00 } counter till it reaches zero.


JA Back } then start again for the next cycle.

jmp Back

ENDS



This will be repeated continuously.





Read AL  
compare AL  
if it is 5V  
DEC AL  
Read AL

Read AL  
cmp AL  
if it is +5V  
if not  
INC AL loop back  
DEC AL  
cmp AL, 00  
if not 00 loop back jmp back.

Interface ADC 0808 with 8086 using 8255 ports. Use port A of 8255 for transferring digital data of ADC to the CPU & port C for control signals. Assume that an analog i/p is present at I/P2 of the ADC & clock i/p of suitable 'f' is available for ADC. Draw the schematic & write required A.L.P.

part 'A' acts as i/p port to receive digital data of ADC.  
 part 'C' upper (PC7) used as i/p port to receive the EOC.  
 part 'C' lower (PC0) used as o/p port to ~~send~~ the SOC.

the CCOR



Interfacing 0808 with 8086.


the address for selection of analog i/p I/P2 is 010 = 02h.

program:

```

mov AL, 98h ; initialise 8255 ox
out cwr, AL ; discussed above.
mov AL, 02h ; select I/P2 as analog i/p
out port B, AL ;
mov AL, 00h ; give start of conversion
out port C, AL ; pulse to the ADC.
    
```

MOV AL, 09h



OUT PORT C, AL → MOV AL, 00h  
OUT PORT C, AL

wait: IN AL, PORT C check for EOC by

RCL Reading port c upper and

JNC wait rotating through carry.

IN AL, PORT A If EOC, read digital equivalent in AL

HLT stop.

## Stepper motor interfacing.

\* A stepper motor is a digital motor.

\* Fig shows the typical 2-phase motor interfaced using 8255.


\* Motor has two windings phases, with center-tap winding.

\* The center-taps ~~are~~ taps of these windings are connected to the 12V supply.

\* motor can be excited by grounding ~~four~~ terminals of the two windings.

\* motor can be rotated in steps by giving proper excitation sequence to these windings.

\* The lower nibble of port A of the 8255 is used to generate excitation signals in the proper sequence.




Stepper motor interfacing.

The excitation sequence is shown in table, for this, motor rotates in clock wise direction.

To rotate motor in anti clock wise direction, we have to excite motor in reverse sequence.

- \* Simultaneous excitation for both ends of winding leads to damage of motor windings.
- \* To avoid this, digital locking system must be designed.



digital locking system.

from the above shown digital locking ckt only one o/p ~~made~~ is activated (made low) when properly excited, otherwise o/p is disabled (made high).

sequence :-

| step | $X_1$ | $X_2$ | $Y_1$ | $Y_2$ |
|------|-------|-------|-------|-------|
| 1    | 0     | 1     | 0     | 1     |
| 2    | 1     | 0     | 0     | 1     |
| 3    | 1     | 0     | 1     | 0     |
| 4    | 0     | 1     | 1     | 0     |
|      | 0     | 1     | 0     | 1     |

$Y_2 X_2$   
 $Y_2 X_1$   
 $X_1 Y_1$   
 $X_2 Y_1$   
 $X_2 Y_2$

full step excitation sequence.

The above excitation sequence is called full step sequence in which excitation ends of the phase are changed in one step.


The phase winding excitation may be in ~~the~~ <sup>half</sup> step sequence the excitation sequence table is as follows.

| step | $x_1$ | $x_2$ | $y_1$ | $y_2$ | $y_2$ | $x_2$ |
|------|-------|-------|-------|-------|-------|-------|
| 1    | 0     | 1     | 0     | 1     | $y_2$ | $x_1$ |
| 2    | 0     | 0     | 0     | 1     | $x_1$ | $y_1$ |
| 3    | 1     | 0     | 0     | 1     | $x_2$ | $y_1$ |
| 4    | 1     | 0     | 0     | 0     | $x_2$ | $y_2$ |
| 5    | 1     | 0     | 1     | 0     |       |       |
| 6    | 0     | 0     | 1     | 0     |       |       |
| 7    | 0     | 1     | 1     | 0     |       |       |
| 8    | 0     | 1     | 0     | 0     |       |       |
| 1    | 0     | 1     | 0     | 1     |       |       |

↓ half step excitation sequence.



Interface stepper motor to the 8086  $\mu$ P system and write an 8086 assembly language program to control the stepper motor.



The above fig shows the typical 2-phase motor rated 12V/0.67A/A interfaced with the 8086  $\mu$ P system using 8255.

\* Motor shown in fig has two phases, with center-tap winding.

The center taps of these windings are connected to the 12V supply.

Due to this, motor can be excited by grounding four terminals of the two windings. Motor can be rotated in steps by giving proper

excitation sequence to these windings. The lower nibble of port 'A' of the 8255 is used to generate excitation signals in

the proper sequence. These excitation signals are buffered

using driver transistors. The transistors are selected such that

they can source rated current for the windings. Motor is rotated by 1.8° per excitation.


procedure to rotate a stepper motor clock wise by 90.  
 let excitation code .DB , 03h, 06h, 09h, 0ch.

```

MOV AX, 0. DATA. [initialize
MOV DS, AX          data segment]
MOV AL, 80h.        [initialize 8255]
OUT CR, AL.         ; set repetition count to 5010
MOV CL, 32H.
START: MOV AH, 04h. → control excitation sequence
LEA BX, excite-code. → initialize pointer.
MOV AL, [BX].
BACK: OUT PORT A, AL. ; Send excite-code. requirement 50 rotations.
CALL DELAY           ; coast Each rotation
INC BX               ; increment pointer with delay. (10msec)
DEC AH.              ; repeat 4 times.
JNZ BACK
DEC CL               ; Repeat 50 times.
JNZ START
RET
ENDP
  
```



LEA  
 Load EA to the register.  
 Load external address to the register.



As port A is used as an O/P port CLR for 8255 in 80H



Read → 57  
 Write → 04  
 24 20  
 25  
 27  
 31  
 39

# Interfacing of switches

Interfacing of switches is carried out in two ways.

- (i) by software
- (ii) by hardware.

i) software interfacing.



$$\pi^{\circ} = 180$$

$$1^{\circ} = \frac{180}{\pi}$$


$$1.57 \rightarrow ?$$

$$= \frac{\pi \times 1.57}{180}$$

for interfacing switches to the MP based systems, usually push buttons/keys are used. These push button keys when pressed, bounces a few times, closing & opening the contacts before providing a steady state reading as shown in fig. Reading taken during bouncing period may be faulty. Therefore MP must wait until the key reach to a steady state, this is known as key debounce.


## Key debounce using hardware

| key position | a | b | y         | c | d |
|--------------|---|---|-----------|---|---|
| A            | 0 | 0 | 1         | 1 | 1 |
| B            | 1 | 1 | 0         | 0 | 0 |
| B/w A & B    | 1 | 0 | No change | y | 1 |



The circuit consists of flip-flop.

The output of flip-flop shows logic 1 when key is at position 'A' (unpressed) and it is logic 0 when key is at position B. It is important to note that, when key is in b/w A & B, output does not change, preventing bouncing of key output. i.e. the output does not change during transition period, eliminating key debouncing.




key debounce ckt diagram.

Key debouncing using software

In the software technique, when a key press is found, the MP waits for at least 10ms before it accepts the key as an 'IP'. This 10ms period is sufficient to settle key at steady state.

Flowchart




Software programme

```

START : IN AL, IN-PORT -> Read key status
        CMP AL, FFh -> check if key is open.
        JNZ START -> If no, go to start otherwise continue
        CALL DEBOUNCE-DELAY -> call debounce delay

AGAIN : IN AL, IN-PORT -> Read key status.
        CMP AL, FFh -> check if any key is pressed.
        JZ AGAIN -> If no, goto AGAIN, otherwise continue.
        CALL DEBOUNCE-DELAY -> call debounce delay.
        INI AL, IN-PORT -> Get key code.
        RET -> Return from subroutine.
    
```

Interfacing diagram..



| Key | Key code |    |    |    |    |    |    |    |
|-----|----------|----|----|----|----|----|----|----|
|     | D7       | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| K1  | 1        | 1  | 1  | 1  | 1  | 1  | 1  | 0  |
| K2  | 1        | 1  | 1  | 1  | 1  | 1  | 0  | 1  |
| K3  | 1        | 1  | 1  | 1  | 1  | 0  | 1  | 1  |
| K4  | 1        | 1  | 1  | 1  | 0  | 1  | 1  | 1  |
| K5  | 1        | 1  | 1  | 0  | 1  | 1  | 1  | 1  |
| K6  | 1        | 1  | 0  | 1  | 1  | 1  | 1  | 1  |
| K7  | 1        | 0  | 1  | 1  | 1  | 1  | 1  | 1  |
| K8  | 0        | 1  | 1  | 1  | 1  | 1  | 1  | 1  |

## Matrix Key board Interface

To interface the large no. of keys matrix keyboard interface technique is used, to reduce the no. of lines required.

Ex: Interfacing of 16 key.

\* Normal approach

It requires 16 lines for the connection of key connection.

\* If we arrange it in matrix form the no. of lines required are less to '8'.

4 - lines for row connection

4 - lines for column connection.

This type of arrangement is shown in fig.




fig shows the interfacing of matrix key board. It requires two ports, an i/p port & an o/p port. Rows are connected to the i/p port & referred to as return lines, columns are connected to the o/p port & referred to as scan lines.

\* when all keys are open, row and column do not have any connection.