

Chapter 5 - Process Design Kit (PDK)

Course authors (Git file)



- 1 What is a PDK?
- 2 Open-Source PDK and GitHub
- 3 Content of the PDK ihp-sg13g2
- 4 File formats
- 5 Example: Cell AO21
- 6 Ruleset documents
- 7 Questions Timing



Section 1

What is a PDK?



Wikipedia definition

A process design kit (PDK) is a set of files used within the semiconductor industry to model a fabrication process for the design tools used to design an integrated circuit. The PDK is created by the foundry defining a certain technology variation for their processes. ...

... The designers use the PDK to design, simulate, draw and verify the design before handing the design back to the foundry to produce chips. The data in the PDK is specific to the foundry's process variation and is chosen early in the design process, influenced by the market requirements for the chip. An accurate PDK will increase the chances of first-pass successful silicon.

Source: https://en.wikipedia.org/wiki/Process_design_kit



Open-source viewpoint

- Semiconductor industry started to integrate open-source.
- Open-source PDKs created by Semiconductor Fabs were a “missing link” between:
 - Open-source EDA tools (RTL-to-GDS) and
 - Microchip production (GDS-to-Chip)
- Since there are open-source PDKs, the growth of the open-source ecosystem is measurable.
- Many of the tools have been the classical “one-person maintained” open-source projects. It is getting better.



In the context of this course

The PDK (ihp-sg13g2) integrates seamless (to the user) into the OpenROAD flow scripts toolchain.

We have seen reference points from the tools onto the PDK in:

- the configuration files
- the structure of the design directories
- some Variables



Naming

PDKs sometimes are referred to as:

- Process design kits
- Process node
- Technology node
- Technology



Section 2

Open-Source PDK and GitHub



Difference from closed source

With publishing a PDK under a open-source license, the development from there on becomes a worldwide visible joint effort. The number of contributors and authors of the PDK can only increase from here on.



Collaborative workflow in GitHub

Some of the main principles of open-source are the permissions to use, study, change and re-distribute the published code and data according to the license. This leads to an open collaboration in which everyone can participate.

GitHub enables a workflow that was designed and built with these principles and opportunities in mind. A good starting point to explore the open collaboration in the IHP PDK are

- **Issues (open and closed)**
- **Pull requests (open and closed)**

The topics and discussions that you can read and study there will draw a picture of how the process of open collaboration works for the PDK.



Issues open

🔔 **Want to contribute to IHP-GmbH/IHP-Open-PDK?** Dismiss ▾

If you have a bug or an idea, read the [contributing guidelines](#) before opening an issue.

Filters ▾

🏷 Labels 9 📅 Milestones 0 New Issue

✕ Clear current search query, filters, and sorts

🕒 35 Open ✓ 55 Closed	Author ▾	Label ▾	Projects ▾	Milestones ▾	Assignee ▾	Sort ▾
🕒 [bug] ifnone state-dependent path delay #209 opened 2 weeks ago by likeamahoney					👤	💬 5
🕒 [bug] LRM specify block delay path restrictions bug #208 opened 2 weeks ago by likeamahoney						💬 3
🕒 Simulation of MOSFET noise with ngspice #207 opened 2 weeks ago by 0y8w1x						💬 2
🕒 .spiceinit seems to produce errors in AC simulation bug #205 opened 3 weeks ago by olisnr					👤	💬 2
🕒 how to use tolerances in LVS? #203 opened 3 weeks ago by olisnr						💬 5
🕒 DRC seem to miss error on GatPoly Gat.b or Gat.b1 bug #201 opened 3 weeks ago by olisnr						💬 24



Figure 1: Issues open

Issues closed

👉 **Want to contribute to IHP-GmbH/IHP-Open-PDK?** Dismiss ▾

If you have a bug or an idea, read the [contributing guidelines](#) before opening an issue.

Filters ▾
🏷️ Labels 9
📅 Milestones 0
New Issue

✕ Clear current search query, filters, and sorts

🕒 35 Open ✓ 55 Closed	Author ▾	Label ▾	Projects ▾	Milestones ▾	Assignee ▾	Sort ▾
🕒 .spice net for LVS <small>#197 by olisnr was closed 3 weeks ago</small>						💬 11
🕒 a question to LVS from .spice <small>#196 by olisnr was closed last month</small>						💬 2
🕒 Resistor parameter <code>b</code> usage? question <small>#191 by hpretl was closed 3 weeks ago</small>						💬 5
🕒 sram: missing .lib files <small>#177 by dnltz was closed on Aug 12</small>						💬 5
🕒 Any Recomend Python Versions? question <small>#169 by redpanda3 was closed 3 weeks ago</small>						💬 12
🕒 Routing issue in <code>dfrbp_1 flop</code> bug invalid <small>#166 by sergeiandreyev was closed on Aug 5</small>					👤	💬 2



Figure 2: Issues closed

Pull requests closed

First time contributing to IHP-GmbH/IHP-Open-PDK? [Dismiss](#) ...

If you know how to fix an [issue](#), consider opening a pull request for it.
You can read this repository's [contributing guidelines](#) to learn how to open a good pull request.

Filters ▾
🏷 Labels 9
📅 Milestones 0
New pull request

✕ Clear current search query, filters, and sorts

🔍 3 Open ✓ 115 Closed	Author ▾	Label ▾	Projects ▾	Milestones ▾	Reviews ▾	Assignee ▾	Sort ▾
🔗 iho-sg13g2: libs.ref: sg13g2_io: verilog: Fix specify syntax ✓ 🗨 1 <small>#215 by dnltz was merged last week</small>							
🔗 Update KLayout DRC scripts ✓ 🗨 0 <small>#214 by akrinke was merged last week</small>							
🔗 PyCell Klayout integration ✓ 🗨 0 <small>#213 by ThomasZecha was merged last week</small>							
🔗 LVS rule decks: Fix GF180 remnants in log strings ✗ 🗨 3 <small>#212 by martinjankoehler was merged last week</small>							
🔗 Updated procedure to avoid constant opening cmd window on Windows to... ✓ 🗨 2 <small>#211 by adatsuk was merged last week</small> 📄 2 tasks							

Figure 2: Pull requests closed

License file

The IHP open-source PDK is published with an Apache 2.0 license:

<https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/LICENSE>

Apache 2.0 is a permissive open-source license. Read more about different open-source licenses here:

<https://choosealicense.com/licenses/>

Tip:

Know about the permissions, conditions and limitations of the licenses you are using for your projects!



Section 3

Content of the PDK ihp-sg13g2



The README

The Readme file in the PDKs repository is the starting point for information about the content of the PDK.

<https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/README.md>

[README](#)
[Code of conduct](#)
[Apache-2.0 license](#)

IHP Open Source PDK

130nm BiCMOS Open Source PDK, dedicated for Analog/Digital, Mixed Signal and RF Design

IHP Open Source PDK project goal is to provide a fully open source Process Design Kit and related data, which can be used to create manufacturable designs at IHP's facility.

As of March 2023, this repository is targeting the SG13G2 process node.

Contributors 12

Languages

Language	Percentage
HTML	66.6%
Python	27.4%
Verilog	3.7%
MATLAB	2.1%
Makefile	0.2%

Figure 4: Readme



Project roadmap

A GANTT chart of the roadmap for the open-source PDK is available under this weblink. It shows the projects timeline (2022 - 2026):

https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/ihp-sg13g2/libs.doc/roadmap/open_PDK_gantt.png




Figure 5: Gantt chart



Tool support

The PDK supports a bunch of tools with the included file formats. A list of the file types and formats follows later in this chapter.

The main tools for this course are

- OpenROAD flow scripts
- OpenROAD
- KLayout



The list of supported tools from the README in the PDK:

Supported EDA Tools

- ngspice
 - Download: <https://ngspice.sourceforge.io/download.html>
 - Source: <https://sourceforge.net/p/ngspice/ngspice/ci/master/tree>
- Xyce
 - Download: <https://xyce.sandia.gov/downloads/executables>
 - Source: <https://github.com/Xyce/Xyce>
- xschem
 - Source: <https://github.com/StefanSchippers/xschem>
- Qucs-S
 - Download: <https://ra3xdh.github.io>
 - Source: https://github.com/ra3xdh/qucs_s
- KLayout
 - Download: <https://www.klayout.de/build.html>
 - Source: <https://github.com/KLayout/klayout>
- OpenEMS
 - Source: <https://github.com/thliebig/openEMS-Project>
- OpenROAD
 - Source: <https://github.com/The-OpenROAD-Project/OpenROAD>
- OpenROAD-flow-scripts
 - Source: <https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts>

Figure 6: Supported tools



Cells in the PDK

There are four different sets of cells (or devices) in the PDK:

- Base cellset with limited set of standard logic cells
 - CDL, GDSII, LEF, Tech LEF
 - Liberty, SPICE Netlist, Verilog
- IO cellset
 - GDSII, LEF, Liberty (dummy), SPICE Netlist
- SRAM cellset
 - CDL, GDSII, LEF, Liberty, Verilog
- Primitive devices
 - GDSII




Other data in the PDK

- KLayout tool data:
 - layer property and tech files
 - DRC rules (minimal set)
 - PyCells
 - initial version of the wrapper API
 - sample cells
- Pcells (for reference only) `libs.tech/pycell`
- MOS/HBT/Passive device models for `ngspice/Xyce`
- `xschem`: primitive device symbols, settings and testbenches
- OpenEMS: tutorials, scripts, documentation
- SG13G2 Process specification & Layout Rules
- MOS/HBT Measurements in MDM format
- Project Roadmap Gantt chart



Layer stack

IHP sg13g2 Layers in a picture. [Source PDF](#)












Design rules

- The DRC (design rules check) with ORFS happens in KLayout.
- The data for the minimal and maximal checks is here:

<https://github.com/IHP-GmbH/IHP-Open-PDK/tree/main/ihp-sg13g2/libs.tech/klayout/tech/drc>



IHP-Open-PDK / ihp-sg13g2 / libs.tech / klayout / tech / drc / Add file  
 **akrinke** Update KLayout DRC scripts   194ef09 · 5 months ago  History

Name	Last commit message	Last commit date
 ..		
 MissingRules_maximal.md	Update KLayout DRC scripts	8 months ago
 README.md	Update KLayout DRC scripts	8 months ago
 README_maximal.md	Update KLayout DRC scripts	8 months ago
 README_minimal.md	KLayout DRC: added first version of full DRC rule deck	9 months ago
 sg13g2_maximal.lydrc	Update KLayout DRC scripts	5 months ago
 sg13g2_minimal.lydrc	Update KLayout DRC scripts	5 months ago

README.md Minimum Rule Set - [README](#)Maximum Rule Set - [README](#), [MissingRules](#)

Figure 8: DRC files lydrc for KLayout



Layout versus Schematic

- The LVS check with ORFS happens in KLayout.
- The data for the LVS is here:

<https://github.com/IHP-GmbH/IHP-Open-PDK/tree/main/ihp-sg13g2/libs.tech/klayout/tech/lvs>



IHP-Open-PDK / ihp-sg13g2 / libs.tech / klayout / tech / lvs / 

Add file ▾

sergeiandreyev Merge pull request #224 from TinyTapeout/pr-fix-180-ref 

6a89d4e · 4 months ago

 History









Name	Last commit message	Last commit date
 ..		
 images	Updating GUI menus to automatically detect active cell	9 months ago
 rule_decks	Merge pull request #212 from martinjankoebler/fix-gf180-remnants	5 months ago
 testing	Updating custom writer for LVS runset	7 months ago
 README.md	Updating GUI menus to automatically detect active cell	9 months ago
 run_lvs.py	Adding some deep/flat tests, Updating FETs/RFETs derivations, Adding...	9 months ago
 sg13g2.lvs	Updating chip derivation, Adding more logs for lvs run, updating lvs ...	9 months ago
 sg13g2_full.lylvs	Merge pull request #224 from TinyTapeout/pr-fix-180-ref	4 months ago

Figure 9: LVS files lylvs for KLayout



Section 4

File formats



List of file types and formats

CDL: Circuit design language [Link](#)

LEF: Library Exchange Format [Link](#)

TechLEF: Technology LEF [Link](#)

GDS II: Graphic data system II [Link](#)

lib: Liberty timing and power file [Link](#)

sym: Symbol file (Xschem) [Link](#)

sch: Schematic file (Xschem) [Link](#)

lyp: Layer properties file (KLayout)

lyt: Technology mapping file (KLayout)

lydrc: DRC rules file (KLayout)

lylvs: LVS rule deck (KLayout)



Section 5

Example: Cell A021



Cell AO21: GDS in KLayout




Figure 10: Cell AO21 GDS



Cell AO21: VERILOG HDL language

```
1 // type: AO21
2 `timescale 1ns/10ps
3 `celldefine
4 module sg13g2_a21o_1 (X, A1, A2, B1);
5     output X;
6     input A1, A2, B1;
7
8     // Function
9     wire int_fwire_0;
10
11     and (int_fwire_0, A1, A2);
12     or (X, int_fwire_0, B1);
13
14     // Timing
15     specify
16         (A1 => X) = 0;
17         (A2 => X) = 0;
18         if (A1 == 1'b1 & A2 == 1'b0)
19             (B1 => X) = 0;
20         if (A1 == 1'b0 & A2 == 1'b1)
21             (B1 => X) = 0;
22         ifnone (B1 => X) = 0;
23     endspecify
24 endmodule
25 `endcelldefine
```

Cell AO21: SPICE Netlist

```
1 * Library name: sg13g2_stdcell
2 * Cell name: sg13g2_a21o_1
3 * View name: schematic
4 * Inherited view list: spectre cmos_sch cmos.sch schematic veriloga ahdl
5 * pspice dspf
6 .subckt sg13g2_a21o_1 A1 A2 B1 VDD VSS X
7 XN0 net1 A1 net2 VSS sg13_lv_nmos w=640.00n l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
8 XN1 net2 A2 VSS VSS sg13_lv_nmos w=640.00n l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
9 XN2 net1 B1 VSS VSS sg13_lv_nmos w=640.00n l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
10 XN3 X net1 VSS VSS sg13_lv_nmos w=740.00n l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
11 XP0 net1 B1 net3 VDD sg13_lv_pmos w=1.000u l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
12 XP1 net3 A1 VDD VDD sg13_lv_pmos w=1.000u l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
13 XP2 net3 A2 VDD VDD sg13_lv_pmos w=1.000u l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
14 XP3 X net1 VDD VDD sg13_lv_pmos w=1.12u l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
15 .ends
16 * End of subcircuit definition.
```



Cell AO21: Circuit design language

```
1 *****
2 * Library Name: sg13g2_stdcell
3 * Cell Name:    sg13g2_a21o_1
4 * View Name:   schematic
5 *****
6
7 .SUBCKT sg13g2_a21o_1 A1 A2 B1 VDD VSS X
8 *.PININFO A1:I A2:I B1:I X:O VDD:B VSS:B
9 MN0 net1 A1 net2 VSS sg13_lv_nmos m=1 w=640.00n l=130.00n ng=1
10 MN1 net2 A2 VSS VSS sg13_lv_nmos m=1 w=640.00n l=130.00n ng=1
11 MN2 net1 B1 VSS VSS sg13_lv_nmos m=1 w=640.00n l=130.00n ng=1
12 MN3 X net1 VSS VSS sg13_lv_nmos m=1 w=740.00n l=130.00n ng=1
13 MP0 net1 B1 net3 VDD sg13_lv_pmos m=1 w=1.000u l=130.00n ng=1
14 MP1 net3 A1 VDD VDD sg13_lv_pmos m=1 w=1.000u l=130.00n ng=1
15 MP2 net3 A2 VDD VDD sg13_lv_pmos m=1 w=1.000u l=130.00n ng=1
16 MP3 X net1 VDD VDD sg13_lv_pmos m=1 w=1.12u l=130.00n ng=1
17 .ENDS
```



Cell AO21: LEF

```
1 MACRO sg13g2_a21o_1
2 CLASS CORE ;
3 ORIGIN 0 0 ;
4 FOREIGN sg13g2_a21o_1 0 0 ;
5 SIZE 3.36 BY 3.78 ;
6 SYMMETRY X Y ;
7 SITE CoreSite ;
8 PIN A2
9     DIRECTION INPUT ;
10    USE SIGNAL ;
11    ANTENNAMODEL OXIDE1 ;
12    ANTENNAGATEAREA 0.2132 LAYER Metal1 ;
13    PORT
14        LAYER Metal1 ;
15        RECT 2.81 0.405 3.215 0.965 ;
16    END
17 END A2
18 PIN A1
19     DIRECTION INPUT ;
20    USE SIGNAL ;
21    ANTENNAMODEL OXIDE1 ;
22    ANTENNAGATEAREA 0.2132 LAYER Metal1 ;
23    PORT
24        LAYER Metal1 ;
25        RECT 2.215 1.565 2.545 2 ;
26    END
27 END A1
```

Cell AO21: Schematic in XScheme




Figure 11: AO21 in XScheme

Liberty files

- Liberty files (.lib) contain information about timing, power and temperature of the cells.
- The ihp130-sg13g2 PDK contains **six different Liberty files** for the standard cells.
- These six files are categorized by nominal voltages and nominal temperatures:

Liberty file	Voltage	Temperature
sg13g2_stdcell_fast_1p32V_m40C.lib	1.32 V	-40° C
sg13g2_stdcell_fast_1p65V_m40C.lib	1.65 V	-40° C
sg13g2_stdcell_slow_1p08V_125C.lib	1.08 V	125° C
sg13g2_stdcell_slow_1p35V_125C.lib	1.35 V	125° C
sg13g2_stdcell_typ_1p20V_25C.lib	1.20 V	25° C
sg13g2_stdcell_typ_1p50V_25C.lib	1.50 V	25° C

- The PDK contains .lib files for RAM macros and io cells too.



Cell AO21: Liberty description

- The cell AO21 (first cell in the standard cell library list) has 622 lines of data in the lib file.
- The cell description contains:
 - First comes the leakage power for the whole truth table on the inputs.
 - After that each pin gets described with its timing and power characteristics
 - The order of the pins starts with the output. Order: X, A1, A2, B1



Cell AO21: Liberty file extract:

```
1  cell (sg13g2_a21o_1) {
2      area : 12.7008;
3      cell_footprint : "AO21";
4      cell_leakage_power : 158.343;
5      leakage_power () {
6          value : 163.606;
7          when : "!A1&!A2&!B1";
8      }
9
10 ...
11
12     pin (X) {
13         direction : "output";
14         function : "((A1*A2)+B1)";
15
16 ...
17
18     pin (B1) {
19         direction : "input";
20         max_transition : 2.5074;
21
22 ...
```



Cell A021: Liberty file - Output Pin X

```
1  pin (X) {
2      direction : "output";
3      function : "((A1*A2)+B1)";
4      min_capacitance : 0.001;
5      max_capacitance : 0.3;
6      timing () {
7          related_pin : "A1";
8          sdf_cond : "B1 == 1'b0";
9          timing_sense : positive_unate;
10         timing_type : combinational;
11         when : "!B1";
12         cell_rise (TIMING_DELAY_7x7ds1) {
13             index_1 ("0.0186, 0.0966, 0.174, 0.3294, 0.6408, 1.263, 2.5074");
14             index_2 ("0.001, 0.0234, 0.039, 0.0648, 0.108, 0.18, 0.3");
15             values ( \
16                 "0.0807687, 0.15146, 0.195473, 0.267231, 0.386899, 0.586296, 0.918436", \
17                 "0.116643, 0.187459, 0.231451, 0.303439, 0.423359, 0.623019, 0.954578", \
18                 "0.142067, 0.214006, 0.258032, 0.330026, 0.450148, 0.649615, 0.981533", \
19                 "0.179515, 0.252822, 0.297045, 0.368987, 0.488854, 0.688005, 1.02054", \
20                 "0.23237, 0.310828, 0.354629, 0.426105, 0.545922, 0.745166, 1.07728", \
21                 "0.304206, 0.395567, 0.439475, 0.510596, 0.629839, 0.829268, 1.1608", \
22                 "0.396364, 0.507762, 0.554141, 0.625639, 0.74573, 0.944857, 1.27636" \
23             );
24         }
}
```

Cell A021: Liberty file - Output Pin X

```
1 pin (X) {  
2   direction : "output";
```

This is an output pin.

```
1   function : "((A1*A2)+B1)";
```

The boolean function is $X = (A1 \text{ AND } A2) \text{ OR } B1$

```
1   min_capacitance : 0.001;  
2   max_capacitance : 0.3;
```

The minimum and maximum load capacitance. You must not attach more than 0.3 pF to the output X of the gate.



Cell A021: Liberty file - Output Pin X

```
1 timing () {  
2   related_pin : "A1";
```

This only relates to the timing arc from input A1. The timings are different for all input pins.

```
1 sdf_cond : "B1 == 1'b0";
```

This timing is only relevant if the input B1 is 0. The reason is that if B1 is 1, then the output is 1 anyway and A1 has no influence on the output X because of the boolean function. This is for SDF export for gate-level simulation. See “when” below for STA tools.



Cell A021: Liberty file - Output Pin X

```
1 timing_sense : positive_unate;
```

The output changes in the same direction as the input. When the input rises, then the output rises. Alternatives could be “negative_unate” for inverting behaviour like inverters and NAND or “non_unate” for XOR.

```
1 timing_type : combinational;
```

This is combinational gate and not a sequential one like a D-Flipflop.

```
1 when : "!B1";
```

Same as “sdf cond”, but for static-timing analysis (STA) tools.



Cell A021: Liberty file - Timing table - Output Pin X

```

1  cell_rise (TIMING_DELAY_7x7ds1) {
2      index_1 ("0.0186, 0.0966, 0.174, 0.3294, 0.6408, 1.263, 2.5074");
3      index_2 ("0.001, 0.0234, 0.039, 0.0648, 0.108, 0.18, 0.3");
4      values ( \
5          "0.0807687, 0.15146, 0.195473, 0.267231, 0.386899, 0.586296, 0.918436", \
6          "0.116643, 0.187459, 0.231451, 0.303439, 0.423359, 0.623019, 0.954578", \
7          "0.142067, 0.214006, 0.258032, 0.330026, 0.450148, 0.649615, 0.981533", \
8          "0.179515, 0.252822, 0.297045, 0.368987, 0.488854, 0.688005, 1.02054", \
9          "0.23237, 0.310828, 0.354629, 0.426105, 0.545922, 0.745166, 1.07728", \
10         "0.304206, 0.395567, 0.439475, 0.510596, 0.629839, 0.829268, 1.1608", \
11         "0.396364, 0.507762, 0.554141, 0.625639, 0.74573, 0.944857, 1.27636" \
12     );
13 }

```

This is a two dimensional table with $\text{CellDelay} = f(\text{input slew}, \text{load capacitance})$. For an input slew time of 0.0966ns and a load capacitance of 0.039pF, we have cell delay of 0.231451ns. The tool interpolates between those points in the table for intermediate values. Note that the delay varies widely between 0.08ns and 1.27ns (=16x).



Section 6

Ruleset documents



Layout rules document

<https://github.com/IHP-GmbH/IHP-Open-PDK/tree/main/ihp-sg13g2/libs.doc/doc>



Figure 12: Layour rules document



Process specification document

<https://github.com/IHP-GmbH/IHP-Open-PDK/tree/main/ihp-sg13g2/libs.doc/doc>




Figure 13: Process specification



Section 7

Questions Timing



Questions Timing

Propagation Delay AO21_2

- What is the propagation delay of cell AO21_2?
- Compare the propagation delay between AO21 and AO21_2

Limiting path on in counter design

- What is the critical path in the counter design?
- Add additional registers at the primary inputs and outputs of the counter and only investigate the internal register to register paths
- What happens when you increase the counter width?
- What is the maximum clock frequency?



Section 8

Questions Pipelining



Questions Pipelining

Pipelining with feedback loop

- Why is it difficult to increase the clock frequency of a counter with pipelining?

