The intersection between virtualization and security: a holistic view

Gabriel Negreira Barbosa ganegrei [at] microsoft [dot] com

Disclaimer

- I don't speak on behalf of my employer.
 - All the ideas and information presented here are from myself.

Agenda

- Introduction
- Architectural review
- Attack surface discussion
- Leveraging virtualization for security improvement
- Conclusion

Agenda

Introduction

- Architectural review
- Attack surface discussion
- Leveraging virtualization for security improvement
- Conclusion

Introduction

- This presentation focuses on:
 - Intel Architecture
 - Bare Metal Hypervisor

Agenda

- Introduction
- Architectural review
- Attack surface discussion
- Leveraging virtualization for security improvement
- Conclusion

Architectural Review – Basic Boot Process



Architectural Review – Boot Process – Attacks Brainstorm

- CPU - > > > Apps
 - Are you afraid of this?
- Apps - > > > CPU
 - This sounds scary $\textcircled{\odot}$

Architecture Review



Source: http://www.intel.com/content/www/us/en/intelligent-systems/embedded-systems-training/iaintroduction-basics-paper.html

Architecture Review – DMA



Source: Troopers 2015 – "Modern Platform Supported Rootkits" - https://github.com/rrbranco/Troopers2015

Architectural Review – Devices

- 2 main ways to interact with a device:
 - IO Ports
 - IN/OUT (and similar) instructions
 - MMIO
 - Physical memory accesses decoded to devices

Architectural Review – Other Important Concepts

- MSR
 - The processor provides a variety of machine specific registers that are used to control and report on processor performance. Virtually all MSRs handle <u>system</u> <u>related functions</u> and are not accessible to an application program.
 - Examples: 0x3A (IA32_FEATURE_CONTROL), 0x79 (IA32_BIOS_UPDT_TRIG (BIOS_UPDT_TRIG)), 0x1A0 (IA32_MISC_ENABLE), etc.

• SMM

 SMM is a special-purpose operating mode provided for handling system-wide functions like power management, system hardware control, or proprietary OEMdesigned code. It is intended for use only by <u>system firmware</u>, not by applications software or general-purpose systems software. The main benefit of SMM is that it offers a distinct and easily isolated processor environment that <u>operates</u> <u>transparently to the operating system or executive and software applications</u>.

Architectural Review - Virtualization



Agenda

- Introduction
- Architectural review
- Attack surface discussion
- Leveraging virtualization for security improvement
- Conclusion

Attack Surface – General virtualization attacks brainstorm

- VM to VM
- VM to Host
- VM to Hypervisor
- DoS
- Host to Hypervisor
- BIOS/UEFI/SMM
- Hardware



Attack Surface - Devices

- Mainly 3 ways to assign a device to a VM:
 - Emulation
 - Paravirtualization
 - Direct assignment

Attack Surface – Devices – Emulation

- Devices are emulated by "someone" in the virtualization solution
 - "Someone" = Hypervisor, specific VM, etc
 - Trapped and emulated
 - IO Ports
 - MMIO

Attack Surface – Devices – Emulation

```
--- a/hw/fdc.c
+++ b/hw/fdc.c
00 -1497,7 +1497,7 00 static uint32 t fdctrl read data (FDCtrl *fdctrl)
     FDrive *cur drv;
    uint32 t retval = 0;
    int pos;
    uint32 t pos;
     cur drv = get cur drv(fdctrl);
    fdctrl->dsr &= ~FD DSR PWRDOWN;
00 -1506,8 +1506,8 00 static uint32 t fdctrl read data (FDCtrl *fdctrl)
         return 0;
    pos = fdctrl->data pos;
    pos %= FD SECTOR LEN;
    if (fdctrl->msr & FD MSR NONDMA) {
         pos %= FD SECTOR LEN;
         if (pos == 0) {
             if (fdctrl->data pos != 0)
                 if (!fdctrl seek to next sect(fdctrl, cur drv)) {
00 -1852,10 +1852,13 00 static void fdctrl handle option(FDCtrl *fdctrl, int direction)
static void fdctrl handle drive specification command (FDCtrl *fdctrl, int direction)
     FDrive *cur drv = get cur drv(fdctrl);
     uint32 t pos;
     if (fdctrl->fifo[fdctrl->data pos - 1] & 0x80) {
    pos = fdctrl->data pos - 1;
    pos %= FD SECTOR LEN;
    if (fdctrl->fifo[pos] & 0x80) {
        /* Command parameters done */
         if (fdctrl->fifo[fdctrl->data pos - 1] & 0x40) {
         if (fdctrl->fifo[pos] & 0x40)
             fdctrl->fifo[0] = fdctrl->fifo[1];
             fdctrl \rightarrow fifo[2] = 0;
```

fdctrl->fifo[3] = 0;

```
@@ -1955,7 +1958,7 @@ static uint8_t command_to_handler[256];
```

```
static void fdctrl_write_data(FDCtrl *fdctrl, uint32_t value)
```

```
{
    FDrive *cur_drv;
    int pos;
    uint32_t pos;
    /* Reset mode */
    if (!(fdctrl->dor & FD_DOR_nRESET)) {
        @@ -2004,7 +2007,9 @@ static void fdctrl_write_data(FDCtrl *fdctrl, uint32_t value)
        }
        FLOPPY_DPRINTF("%s: %02x\n", __func__, value);
        fdctrl->fifo[fdctrl->data_pos++] = value;
        pos = fdctrl->data_pos++;
        pos % = FD_SECTOR_LEN;
        fdctrl->fifo[pos] = value;
        if (fdctrl->data_pos == fdctrl->data_len) {
            /* We now have all parameters
            * and will be able to treat the command
---
```

```
2.1.0
```

• CVE-2015-3456 - VENOM (Virtualized Environment Neglected Operations Manipulation)

http://xenbits.xen.org/xsa/advisory-133.html

Attack Surface – Devices – Paravirtualization



Source: Black Hat 2016 Las Vegas – "Xenpwn – Breaking Paravirtualized Devices" - https://www.blackhat.com/docs/us-16/materials/us-16-Wilhelm-Xenpwn-Breaking-Paravirtualized-Devices.pdf¹⁹

Attack Surface – Devices – Paravirtualization

• XenPwn

- https://www.blackhat.com/docs/us-16/materials/us-16-Wilhelm-Xenpwn-Breaking-Paravirtualized-Devices-wp.pdf
- <u>https://www.blackhat.com/docs/us-16/materials/us-16-Wilhelm-Xenpwn-Breaking-Paravirtualized-Devices.pdf</u>

xen-pciback: xen_pcibk_do_op

```
1 switch (op->cmd) {
      case XEN PCI OP conf read:
2
             op->err = xen_pcibk_config_read(dev,
3
                      op->offset, op->size, &op->value);
                                                                       DWORD PTR [r13+0x4].0x5
4
                                                           1 CMP
             break;
5
                                                                       DWORD PTR [rbp-0x4c],eax
      case XEN_PCI_OP_conf_write:
                                                           2 \text{ mov}
6
             11...
7
                                                                       0x3358 <xen_pcibk_do_op+952>
                                                           3 ja
      case XEN PCI OP enable msi:
8
                                                                       eax, DWORD PTR [r13+0x4]
            11...
9
                                                           4 MOV
      case XEN_PCI_OP_disable_msi:
10
                                                                       QWORD PTR [rax*8+off 77D0]
                                                           5 jmp
            //...
11
      case XEN_PCI_OP_enable_msix:
12
                //...
13
      case XEN_PCI_OP_disable_msix:
14
            //...
15
16
      default:
             op->err = XEN_PCI_ERR_not_implemented;
17
             break:
18
19 }
```

Source: Black Hat 2016 Las Vegas – "Xenpwn – Breaking Paravirtualized Devices" -

https://www.blackhat.com/docs/us-16/materials/us-16-Wilhelm-Xenpwn-Breaking-Paravirtualized-Devices.pdf²⁰

Attack Surface – Devices – Direct Assignment



Attack Surface – Devices – Direct Assignment



TLP read packet

Source: http://xillybus.com/tutorials/pci-express-tlp-pcie-primer-tutorial-guide-1

Attack Surface – Devices – Direct Assignment – Brainstorm

- P2P
- ACS (Access Control System)
- ATS (Address Translation Service)
- "IOMMU"

Attack Surface – "VMEXIT handling"

 https://xenbits.xen.org/xsa/ad visory-75.html

```
--- a/xen/arch/x86/hvm/vmx/vvmx.c
+++ b/xen/arch/x86/hvm/vmx/vvmx.c
00 -1075,15 +1075,10 00 int nvmx handle vmxoff(struct cpu user r
     return X86EMUL OKAY;
-int nvmx vmresume(struct vcpu *v, struct cpu user regs *regs)
+static int nvmx vmresume(struct vcpu *v, struct cpu user regs *regs)
     struct nestedvmx *nvmx = &vcpu 2 nvmx(v);
     struct nestedvcpu *nvcpu = &vcpu nestedhvm(v);
     int rc:
     rc = vmx inst check privilege(regs, 0);
     if ( rc != X86EMUL OKAY )
         return rc;
     /* check VMCS is valid and IO BITMAP is set */
     if ( (nvcpu->nv vvmcxaddr != VMCX EADDR) &&
@@ -1100,6 +1095,10 @@ int nvmx handle vmresume(struct cpu user
     int launched;
     struct vcpu *v = current;
     int rc = vmx inst check privilege(regs, 0);
     if ( rc != X86EMUL OKAY )
         return rc;
     if ( vcpu nestedhvm(v).nv vvmcxaddr == VMCX EADDR )
00 -1119,8 +1118,11 00 int nvmx handle vmresume(struct cpu_user
 int nvmx handle vmlaunch(struct cpu user regs *regs)
     int launched:
     int rc;
     struct vcpu *v = current;
     int rc = vmx inst check privilege(regs, 0);
     if ( rc != X86EMUL OKAY )
         return rc;
     if ( vcpu_nestedhvm(v).nv_vvmcxaddr == VMCX_EADDR
                                                           24
```

Attack Surface – Hypercall

 https://xenbits.xen.org/ xsa/advisory-122.html

```
--- a/xen/common/kernel.c
+++ b/xen/common/kernel.c
00 -240,6 +240,8 00 DO(xen version) (int cmd, XEN GUEST HANDL
     case XENVER extraversion:
         xen extraversion t extraversion;
         memset(extraversion, 0, sizeof(extraversion));
         safe strcpy(extraversion, xen extra version());
         if ( copy to guest(arg, extraversion, ARRAY SIZE(extraversion)) )
             return -EFAULT;
00 -249,6 +251,8 00 DO(xen version) (int cmd, XEN GUEST HANDL
     case XENVER compile info:
         struct xen compile info info;
         memset(&info, 0, sizeof(info));
         safe strcpy(info.compiler,
                                          xen compiler());
         safe strcpy(info.compile by,
                                          xen compile by());
         safe strcpy(info.compile domain, xen compile domain());
00 -284,6 +288,8 00 DO(xen version) (int cmd, XEN GUEST HANDL
     case XENVER changeset:
         xen changeset info t chgset;
         memset(chqset, 0, sizeof(chqset));
         safe strcpy(chqset, xen changeset());
         if ( copy to guest(arg, chgset, ARRAY SIZE(chgset)) )
             return -EFAULT;
```

Attack Surface – Hardware Virtualization Support

• Bugs on the underlying infrastructure

SKL031	A VMX Transition Attempting to Load a Non-Existent MSR May Result in a Shutdown
Problem	A VMX transition may result in a shutdown (without generating a machine-check event) if a non-existent MSR is included in the associated MSR-load area. When such a shutdown occurs, a machine check error will be logged with IA32_MCi_STATUS.MCACOD (bits [15:0]) of 406H, but the processor does not issue the special shutdown cycle. A hardware reset must be used to restart the processor.
Implication	Due to this erratum, the hypervisor may experience an unexpected shutdown.
Workaround	Software should not configure VMX transitions to load non-existent MSRs.
Status	For the steppings affected, see the Summary Table of Changes.

Source: http://www.intel.com/content/www/us/en/processors/core/desktop-6th-gen-core-family-spec-update.html

Attack Surface – Rootkits

Bit Position(s) Name Description Virtualize APIC If this control is 1, the logical processor treats specially accesses to the page with the APIC-0 access address. See Section 29.4. accesses If this control is 1, extended page tables (EPT) are enabled. See Section 28.2. Enable EPT 2 Descriptor-table This control determines whether executions of LGDT, LIDT, LLDT, LTR, SGDT, SIDT, SLDT, and exiting STR cause VM exits. Enable RDTSCP If this control is 0, any execution of RDTSCP causes an invalid-opcode exception (#UD). 3 Virtualize x2APIC If this control is 1, the logical processor treats specially RDMSR and WRMSR to APIC MSRs (in 4 the range 800H-8FFH). See Section 29.5. mode If this control is 1, cached translations of linear addresses are associated with a virtual-5 Enable VPID processor identifier (VPID). See Section 28.1. This control determines whether executions of WBINVD cause VM exits. WBINVD exitina 6 This control determines whether quest software may run in unpaged protected mode or in real-Unrestricted guest address mode. If this control is 1, the logical processor virtualizes certain APIC accesses. See Section 29.4 and 8 APIC-register virtualization Section 29.5. This controls enables the evaluation and delivery of pending virtual interrupts as well as the Virtual-interrupt 9 emulation of writes to the APIC registers that control interrupt prioritization. deliverv PAUSE-loop exiting This control determines whether a series of executions of PAUSE can cause a VM exit (see 10 Section 24.6.13 and Section 25.1.3). This control determines whether executions of RDRAND cause VM exits. RDRAND exiting 11 Enable INVPCID If this control is 0, any execution of INVPCID causes a #UD. 12 Setting this control to 1 enables use of the VMFUNC instruction in VMX non-root operation. See 13 Enable VM functions Section 25.5.5. If this control is 1, executions of VMREAD and VMWRITE in VMX non-root operation may access 14 VMCS shadowing a shadow VMCS (instead of causing VM exits). See Section 24.10 and Section 30.3. This control determines whether executions of RDSEED cause VM exits. 16 RDSEED exiting 17 Enable PML If this control is 1, an access to a guest-physical address that sets an EPT dirty bit first adds an entry to the page-modification log. See Section 28.2.5. EPT-violation #VE If this control is 1, EPT violations may cause virtualization exceptions (#VE) instead of VM exits. 18 See Section 25.5.6. If this control is 0, any execution of XSAVES or XRSTORS causes a #UD. 20 Enable XSAVES/XRSTORS 25 Use TSC scaling This control determines whether executions of RDTSC, executions of RDTSCP, and executions of RDMSR that read from the IA32_TIME_STAMP_COUNTER MSR return a value modified by the TSC multiplier field (see Section 24.6.5 and Section 25.3). 27

Source:

http://www.intel.com/content/www/us/en/pr ocessors/architectures-software-developermanuals.html

Table 24-7. Definitions of Secondary Processor-Based VM-Execution Controls

Agenda

- Introduction
- Architectural review
- Attack surface discussion
- Leveraging virtualization for security improvement
- Conclusion

Microsoft Virtualization Based Security (VBS) – Overview



Microsoft Virtualization Based Security (VBS)

- Overview



Source: Black Hat 2015 – "Defeating Pass-the-Hash – Separation of Powers" - https://www.blackhat.com/docs/us-15/materials/us-15-Moore-Defeating%20Pass-the-Hash-Separation-Of-Powers.pdf

Microsoft VBS – Attack Surface Brainstorm

- Host -> Hypervisor
- RPC
- System calls
- Memory manager

Microsoft Credential Guard



Source: Black Hat 2015 – "Defeating Pass-the-Hash – Separation of Powers" - https://www.blackhat.com/docs/us-15/materials/us-15-Moore-Defeating%20Pass-the-Hash-Separation-Of-Powers.pdf

Agenda

- Introduction
- Architectural review
- Attack surface discussion
- Leveraging virtualization for security improvement
- Conclusion

Conclusion

- As any other piece of software, virtualization can also have vulnerabilities
- Virtualization can be leveraged to improve the security of systems

Thanks!!!

Gabriel Negreira Barbosa ganegrei [at] microsoft [dot] com