

October 26th and 27th Novotel Center Norte Sao Paulo - Brazil Segurança e Conhecimento para um mundo digital

Bypassing a Hardware-Based Trusted Boot Through x86 CPU Microcode Downgrade

Alexander Ermolov <u>@flothrone</u>

#WhoAmI

- Former team member at <u>Digital Security</u> and <u>Embedi</u>
- Intel ME
 - Intel AMT. Stealth Breakthrough
- Intel Boot Guard
 - Safeguarding rootkits: Intel Boot Guard
 - Bypassing Intel Boot Guard
- UEFI BIOS
 - UEFI BIOS holes: So Much Magic, Don't Come Inside
 - NUClear explotion

#Agenda

- CPU microcode basics
- Downgrading microcode
- Discovering impact
- Mitigations & takeaways

CPU microcode basics

Inside Intel CPU

Processor cores

- BSP (Bootstrap Processor)
- APs (Application Processors)
- Graphics core
- IMC (Integrated Memory Controller)
- L3 cache
- I/O logic



Inside Intel CPU

Each core has its own:

- Control (execution) unit to decode instructions
- ALU to perform arithmetic, load/store, ... actions
- Register file
- L1 and L2 cache



6

Microcode

Control Unit has Microcode ROM that contains the CPU microcode - a program written in a hardware-level instructions to implement a higher-level instructions

		ROM	
For example,	MOVS instruction implementation:		
LLDF OR ecx. ecx	; load direction flag to latch in functional unit	Control	Control
JZ end	; terminate string move if ECX is zero		

loop:

end:

MOVFM tmp0, [esi] ; move the data to tmp data from source and inc/dec ESI
MOVIM [edi], tmp0 ; move the data to destination and inc/dec EDI
EDECXJNZ loop ; dec ECX and repeat until zero

EXIT

Security Analysis of x86 Processor Microcode https://www.dcddcc.com/docs/2014_paper_microcode.pdf

Microcode update

Skylake bug causes Inte Inviance under complex woin Microcode can have bugs, so it should be updatable

The updated microcode has to be loaded into Control Store upon each **CPU** power on

Intel finds specialized TSX enterprise bug on Haswell, Broadwell CPUs JG 13. 2014 12:29 PM PT

bug w:

A SECURITY ALERT

Skyi CPU Bugs, Explained

The Meltdown and Spectre

threading enable torpy

e chips have a crash

8

Jonathan Crowe Jan 2018

Address	Size	Version	Checksum	Туре	
1 _FIT_	00000070h	0100h	00h	FIT Header	
2 00000000FFD70400h	00017C00h	0100h	00h	Microcode	CPUID: 000906EAh, Revision: 00000096h, Date: 02.05.2018
3 00000000FFD88000h	00018000h	0100h	00h	Microcode	CPUID: 000906EBh, Revision: 0000008Eh, Date: 24.03.2018
4 00000000FFDA0000h	00017800h	0100h	00h	Microcode	CPUID: 000906ECh, Revision: 00000084h, Date: 19.02.2018
5 00000000FFF10000h	00008000h	0100h	00h	BIOS ACM	LocalOffset: 00000018h, EntryPoint: 00003BD1h, ACM SVN: 0000h, Date: 09.02.2017
6 00000000FFFCDC80h	00000000h	0100h	00h	BootGuard Key Manifest	
7 00000000FFFCCC00h	00000000h	0100h	00h	BootGuard Boot Policy	

Firmware Interface Table (FIT)

Intel image	Image	Intel		
Descriptor region	Region	Descriptor		
GbE region	Region	GbE		
ME region	Region	ME		
◆BIOS region	Region	BIOS		
>FA4974FC-AF1D-4E5D-BDC5-DACD6D27BAEC	Volume	FFSv2		
>FA4974FC-AF1D-4E5D-BDC5-DACD6D27BAEC	Volume	FFSv2		
Padding	Padding	Empty (ØxFF)		
≱4F1C52D3-D824-4D2A-A2FØ-EC4ØC23C5916 DXE	Volume	FFSv2		
✓AFDD39F1-19D7-4501-A730-CE5A27E1154B F\/DATA	Volume	FFSv2		
Pad-file	File	Pad		
B52282EE-9B66-44B9-B1CF-7E5040F787C1 <	File	Raw		
Pad-file				
>Microcode	Mex view: B52282EE	-9866-4489-81CF-7E5040	-787C1	
Pad-file	9000 SE 16 19 51 5E	20 20 20 07 00 00 00	00 01 00 00	FTT
BiosAc	0010 00 04 D7 FF 00		00 01 00 00	_'1'_ ····
Volume free space	0020 00 80 D8 FF 00		00 01 01 00	. @ØŸ
▶14E428FA-1A12-4875-B637-8B3CC87FDF07 PEI	0030 00 00 DA FF 00	00 00 00 00 00 00 00	00 01 01 00	Úÿ
>61C0F511-A691-4F54-974F-B9A42172CE53 DFL + SFC	0040 00 00 F1 FF 00	00 00 00 00 00 00 00	00 01 02 00	ñÿ
	0050 80 DC FC FF 00	00 00 00 00 00 00 00	00 01 0B 00	₽Üüÿ
	0060 00 CC FC FF 00	00 00 00 00 00 00 00	00 01 0C 00	.Ìuÿ

Firmware Interface Table (FIT)

- Is a required element for Intel 64 architecture since introduction of Boot Guard technology
- Can point to microcode update (MCU) binaries
- CPU can load microcode updates from FIT prior to execution of BIOS and before starting Intel Boot Guard

5		MAN 20 MAN	e reen	alan	an chocode	(PULU: 000506570, REVISION: 000000700, Date: 01.07.7015
- C			01000			
6	00000000FFDE9AB0h	00017800h	0100h	00h	Microcode	CPUID: 000806E9h, Revision: 00000042h, Date: 02.10.2016
7	00000000FFE012B0h	00017800h	0100h	00h	Microcode	CPUID: 000906E9h, Revision: 00000042h, Date: 02.10.2016
8	00000000FFE18AB0h	00017800h	0100h	00h	Microcode	CPUID: 000506E8h, Revision: 00000034h, Date: 10.07.2016
9	00000000FFFE0000h	00008000h	0100h	00h	BIOS ACM	LocalOffset: 00000018h, EntryPoint: 00003BB1h, ACM SVN: 0002h, Date: 07.02.2016
10	00000000FFFD4C80h	00000241h	0100h	00h	BootGuard Key Manifest	LocalOffset: 00000018h, KM Version: 10h, KM SVN: 00h, KM ID: 0Fh
11	00000000FFFD3C00h	000002DFh	0100h	00h	BootGuard Boot Policy	LocalOffset: 00000018h, BP SVN: 00h, ACM SVN: 02h

Microcode Update binary main header

Microcode Update binary starts with the main header followed by an extended header and update data

typedef struct MICROCODE LIPDATE HEADER	5		0000h:	01	00	00	00	Α6	00	00	00	16	20	21	08	E3	06	05	00	¦ !.ã
ungigned long headen vension:	ι 		0010h:	1F	67	51	E9	01	00	00	00	36	00	00	00	DO	7B	01	00	.gQé6Ð{
unsigned long header_version;	11	4	0020h:	00	7C	01	00	00	00	00	00	00	00	00	00	00	00	00	00	
unsigned long update_revision;			0030h:	00	00	00	00	A1	00	00	00	01	00	02	00	Α6	00	00	00	
unsigned long date;	11	BCD format	0040h:	06	00	00	00	51	5E	00	00	21	08	16	20	E1	17	00	00	Q^! á
unsigned long processor signature;	11	CPUID	0050h:	01	00	00	00	E3	06	05	00	00	00	00	00	00	00	00	00	ã
unsigned long checksum:			0060h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
unsinged long loaden novision:			0070h:	00	00	00	00	36	00	00	00	04	00	00	00	00	00	00	00	6
unsinged long loader_revision,			0080h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
unsinged long processor_flags;			0090h:	C2	F3	14	67	67	C0	32	94	6F	7C	DF	6D	49	3C	EB	C3	Âó.ggÀ2″o ßmI<ëÃ
<pre>unsigned long data_size;</pre>	11	in bytes	00A0h:	DC	5B	0D	20	E5	63	FA	8C	58	7A	7E	Α4	A 2	6F	80	D4	Ü[. åcúŒXz~¤¢o€Ô
<pre>unsigned long total_size;</pre>	11	in bytes	00B0h:	A 7	AO	92	D1	11	94	5F	4F	6B	9C	AF	E4	62	CE	00	7A	§′Ñ.″_Okœ¯äbÎ.z
unsigned char reserved[0x0C]:			00C0h:	Α4	42	6D	81	7B	27	3E	07	03	63	AE	B7	67	0D	63	9B	¤Bm.{'>c⊗·g.c>
(·			00D0h:	C3	5F	0E	C2	40	31	58	20	37	39	FC	12	9C	B6	B6	C6	ÃÂ@1X 79ü.œ¶¶Æ
			OOEOh:	6C	17	2B	8D	AC	09	2F	E3	FC	EC	36	2C	64	32	A 8	A9	1.+.¬./ãüì6,d2"©
			OOFOh:	99	B6	35	1F	AA	F5	B 8	14	CA	21	12	7F	B0	0B	41	F5	™¶5.ªõÊ!°.Aõ

Microcode Update binary extended header

		0000h:	01	00	00	00	Α6	00	00	00	16	20	21	08	E3	06	05	00	!ã
		0010h:	1F	67	51	E9	01	00	00	00	36	00	00	00	D0	7B	01	00	.gQé6Ð{
toned for the MTCDOCODE UDDATE EVTEN		0020h:	00	7C	01	00	00	00	00	00	00	00	00	00	00	00	00	00	
typedet struct MICROCODE_UPDATE_EXTENL	PED_HEADER {	0030h:	00	00	00	00	AL	00	00	00	01	00	02	00	A6	00	00	00	
<pre>unsigned short module_type;</pre>	// 0	0040h:	06	00	00	00	51	5E	00	00	21	80	16	20	E1	17	00	00	Q^! á
<pre>unsigned short module_subtype;</pre>	// 0	0050h:	01	00	00	00	E3	06	05	00	00	00	00	00	00	00	00	00	ã
unsigned long header size;	<pre>// in dwords</pre>	0060h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
unsigned long header version:	// 0x20001	0070h:	00	00	00	00	36	00	00	00	04	00	00	00	00	00	00	00	6
unsigned long undate novision:	11 0/120002	0080h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
unsigned long update_revision;		0090h:	C2	F3	14	67	67	C0	32	94	6F	7C	DF	6D	49	3C	EB	C3	Âó.ggÀ2″o ßmI<ëÃ
unsigned long unknown[2];		00A0h:	DC	5B	0D	20	E5	63	FA	8C	58	7A	7E	A4 .	A2	6F	80	D4	Ü[. åcúŒXz∼¤¢o€Ô
unsigned long date;	<pre>// BCD format</pre>	00B0h:	Α7	A 0	92	D1	11	94	5F	4F	6B	9C	AF	E4	62	CE	00	7A	§′Ñ.″_Okœ äbÎ.z
<pre>unsigned long update_size;</pre>	// in dwords	00C0h:	Α4	42	6D	81	7B	27	3E	07	03	63	AE	B7	67	0D	63	9B	¤Bm.{'>c⊗·g.c>
unsigned long svn;		00D0h:	C3	5F	0E	C2	40	31	58	20	37	39	FC	12	9C	B6	B6	C6	ÃÂ@1X 79ü.œ¶¶Æ
unsigned long processor signature:		OOEOh:	6C	17	2B	8D	AC	09	2F	E3	FC	EC	36	2C	64	32	A8 .	A9	1.+.¬./ãüì6,d2"©
unsigned long unknown2[0x0E];		OOFOh:	99	B6	35	lF	AA	F5	<u>B8</u>	14	CA	21	12	7F	BO	0B	41	F5	™¶5.²õÊ!°.Aõ
<pre>unsigned char update_hash[0x20];</pre>	// SHA256 has	h of th	ne d	lecr	ypt	ed	up	dat	e d	lata	a								
unsigned char rsa mod[0x100].	1/ RSA 2048 n	ublic k	(AV	mod	hili	15													

// RSA 2048 public key modulus
// RSA 2048 public key exponent
// RSA 2048 signature of the header

unsigned long rsa_exp;

};

unsigned char signature[0x100];

12

Microcode Update binary data

- The main part in MCU binary is Data (encrypted, the decryption key is hardcoded into CPU)
- Hash of RSA public key to authenticate the MCU is also hardcoded into CPU
- So no one knows exactly what Microcode is capable of

Known facts about Microcode

- Implements instructions
- Configures the execution logic on the line (that's how side-channels are fixed)
- Implements some startup behavior (like FIT parsing)
- Loads MCU from FIT
- Loads and executes Intel Authenticated Code Modules (ACMs) (from FIT or not)

Authenticated Code Modules (ACMs)

- Signed and sometimes encrypted Intel code modules
- Loaded and executed from L₃ cache (sometimes called AC RAM)
- Serve as a Root-of-Trusts and a core of implementation for technologies:
 - Intel Boot Guard

type/subtype: 2.3, not encrypted, signed with KEY2

Intel Trusted Execution Technology (TXT)

type/subtype: 2.0, not encrypted, signed with KEY3

Intel BIOS Guard (PFAT)

FYI: microcode update binary

type/subtype: 1.1, encrypted, signed with KEY1

type/subtype: 1.0, encrypted, signed with KEY1

Useful links to start digging

Docs:

- Intel 64 Software Developer's manual
- leaked Intel confidential documentation
- Papers:
 - <u>Security Analysis of x86 Processor Microcode</u> by Daming D. Chen and Gail-Joon Ahn
 - <u>Reverse Engineering x86 Processor Microcode</u> by Benjamin Kollenda and Philipp Koppe, Ruhr
- Tools
 - <u>UEFItool</u> by CodeRush
 - <u>MCExtractor</u> by platomav

Downgrading microcode

Updating Microcode in UEFI BIOS

- Updates are to improve stability, performance and apply security fixes
- Updates should be loaded each time CPU is powered on, this means after S₃ (Sleep) / S₄ (Hibernation) /S₅ (Shutdown) modes
- Far not always updates can be loaded by CPU from FIT
- Updates that requires something special (like initialized DRAM) has to be loaded by the BIOS as early as possible from the moment conditions are satisfied
- Updates should be loaded on each CPU core separately

Microcode Update loading process

update_microcode:

mov rcx, 79h ; IA32_BIOS_UPDATE_TRIGGER in RCX
xor rax, rax ; clear RAX
xor rbx, rbx ; clear RBX
mov rax, MicrocodeUpdate ; Linear address of the microcode update
add rax, 48h ; Offset of Update Data in the Update
xor rdx, rdx ; Zero RDX
wrmsr ; trigger the microcode update

check_update_revision:

mov rcx, 08bh ; IA32_BIOS_SIGN_ID
rdmsr ; read MSR, Update Revision will be in RDX

Normal Boot. Step 1. CpuPei

// Find the appropriate MCU in FIT
MicrocodeAddr = FindMCUinFIT ();

```
f (MicrocodeAddr != NULL) {
    MicrocodeSize = ((MICROCODE_UPDATE_HEADER *) MicrocodeAddr)->TotalSize;
```

```
// Copy the MCU from the mapped SPI flash memory into RAM
Status = (*PeiServices)->AllocatePages ( ... , EFI_SIZE_TO_PAGES (MicrocodeSize), &MicrocodeBuffer);
if (!EFI_ERROR (Status)) {
```

(*PeiServices)->CopyMem (MicrocodeBuffer, MicrocodeAddr, MicrocodeSize);

```
// Save this pointer into a HOB
```

```
Status = (*PeiServices)->CreateHob ( ... , &UcodeHob);
if (!EFI_ERROR (Status)) {
    AmiUcodeHobGuid = EFI_GUID ("94567C6F-F7A9-4229-1330-FE11CCAB3A11");
    memcpy (&UcodeHob->EfiHobGuidType.Name, &AmiUcodeHobGuid, sizeof(EFI GUID));
```

UcodeHob->UcodeAddr = MicrocodeBuffer;

Normal Boot. Step 2. PlatformInit

- Later the microcode update loader finds this HOB
- Retrieves the MCU buffer address
- Updates CPU microcode with it

Normal Boot. Step 3. CpuSpSmi

// Find the MCU HOB and retrieve a saved MCU address

. . .

UcodeHob = (AMI_UCODE_HOB *) GetEfiConfigurationTable (pSystemTable, &HobListGuid);

if (UcodeHob != NULL) {
 Status = FindNextHobByGuid (&gAmiUcodeHobGuid, &UcodeHob);

if (Status == EFI_SUCCESS && UcodeHob->UcodeAddr != NULL && UcodeHob->UcodeAddr != 0xFFFF) {
 gMicrocodeStart = UcodeHob->UcodeAddr;

// Copy the applied MCU into SMRAM (to protect it from being replaced by OS)
if (gMicrocodeStart != NULL && ((MICROCODE_UPDATE_HEADER *) gMicrocodeStart)->HeaderVersion == 1) {
 UcodeSize = ((MICROCODE_UPDATE_HEADER *) gMicrocodeStart)->TotalSize;

Status = pSmst->SmmAllocatePages (... , EFI_SIZE_TO_PAGES (UcodeSize), &SmramUcodeAddr);
if (!EFI_ERROR (Status)) {
 memcpy (SmmUcodeAddr, gMicrocodeStart, UcodeSize);

Normal Boot. Step 3. CpuSpSmi

gIntUcodeVarGuid = EFI_GUID ("eda41d22-7729-5b91-b3ee-ba619921cefa");

// Save its address into the 'IntUcode' EFI variable

IntUcodeVarData.Version = 1; IntUcodeVarData.UcodeAddr = SmmUcodeAddr; IntUcodeVarData.Unknown = 0; IntUcodeVarData.Unknown2 = 0;

. . .

Status = pRuntimeServices->SetVariable (L"IntUcode", &gIntUcodeVarGuid, EFI_VARIABLE_NON_VOLATILE | EFI_VARIABLE_BOOTSERVICE_ACCESS | EFI_VARIABLE_RUNTIME_ACCESS, sizeof(IntUcodeVarData), &IntUcodeVarData);

Waking from S3. Step 1. CpuPei

if (!EFI_ERROR (Status)) {
 MicrocodeAddr = IntUcodeVarData.UcodeAddr;

```
Status = (*PeiServices)->CreateHob ( ... , &UcodeHob);
if(!EFI_ERROR (Status)) {
    AmiUcodeHobGuid = EFI_GUID ("94567C6F-F7A9-4229-1330-FE11CCAB3A11");
    memcpy (&UcodeHob->EfiHobGuidType.Name, &AmiUcodeHobGuid, sizeof(EFI GUID));
```

UcodeHob->uCodeAddr = MicrocodeAddr;

Waking from S3. Step 2. PlatformInit

- Later the microcode update loader finds this HOB
- Retrieves the MCU buffer address
- Updates CPU microcode with it

Microcode Downgrade

This specific allows an attacker:

- to load an old microcode update capsule into memory
- make the 'IntUcode' EFI variable to point to it
- perform Sleep/Wake-up cycle

The system will be booted with the attacker-provided microcode (if it was valid and passed the integrity check, of course)

Microcode Downgrade

2019 version of MCU of CPU ID ox8o6EA

CPU ID	N/A	000806EA
PATCH ID	N/A	00000096

Downgraded to 2018 version

CPU ID	N/A	000806EA
PATCH ID	N/A	00000084

Discovering impact

Side channel attacks

- Get rid of fixes (side channel attacks)
- Most of these attacks extremely hard to apply in the wild
- Have never been spotted, however there's not much of detection tools:
 - <u>SCADET</u> by Majid Sabbagh
- Introduction to software-based microarchitectural side-channel attacks by Alexander Rumyantsev
- <u>A New Memory Type Against Speculative Side-Channel Attacks</u> by <u>@IntelSTORM</u>

Debug capabilities

- Unlock debug capabilities
- Get rid of <u>INTEL-SA-00073</u> fix (CVE-2017-5684)
- Intel DCI Secrets by Maxim Goryachy and Mark Ermolov

Downgrading ACMs

- The ACM authentication is performed by a Microcode
- Older Microcode versions load older ACM (with reduced SVN)
- Downgraded ACM has exploitable 1days which makes vulnerable the technology they support

https://twitter.com/matrosov/status/1139491430110584832



Alex Matrosov @matrosov

Follow

Intel microcode downgrade is a huge supplychain problem. Even after the patch problem still exists in many platforms. Btw ACM's downgrade is also possible (a bit more tricky but downgrade both Microcode + ACM is a key to success). Great job @flothrone and the team!

Alexander Ermolov @flothrone

Our team (@ttbr0, @undermarble and me) walks through UEFI BIOS again, as a result: - 6 Escalation of Privileges to SMM

- microcode downgrade vulnerability, allowing to bypass hardware root-of-trusts. Details coming soon!

Show this thread

4:15 AM - 14 Jun 2019

Downgrading ACMs. Intel Boot Guard

- Not encrypted, binary diffing is applicable to find 1 days
- Executed only on startup (prior to BIOS) upon CPU is powered on and released from the RESET state
- ACM does not verify BIOS when waking from S₃ (performance optimizations) except each 12 boot

The implementation of vendor part of trusted boot is a target here. Plenty of techniques are already in public

Downgrading ACMs. Intel BIOS Guard

- Encrypted, extremely hard to find a fixed issue
- Triggered to run SPI flash operations via CPU MSRs from SMM
- Downgrade is possible if SPI flash write access is gained (at which point further attack is unnecessary)

First bypass is already in public:

Breaking Through Another Side: Bypassing Firmware Security Boundaries from Embedded Controller by Alex Matrsov

Downgrading ACMs. Intel TXT

- Not encrypted, binary diffing is applicable to find a 1 days
- SINIT ACM is a target
- Triggered via GETSEC instruction from BIOS / OS to measure boot chain components
- Address of this ACM is specified in EBX register
- Address doesn't change from boot to boot, so downgrade is possible just by replacing this ACM in memory!
- INTEL-SA-00035

Downgrading ACMs. Intel TXT



#Report and Reaction

- Reported to Intel on 3rd July 2018
- Confirmed as a valid issue on 28 August 2018
- INTEL-SA-00264 on 11 June 2019

Affected: AMI-based UEFI BIOS for Intel hardware (since ~2014)

Would like to thank Intel PSIRT and AMI for resolving this issue

#Mitigations

Intel SGX

- does not check MCU SVN when leaving S3
- Protect 'IntUcode' EFI variable (mark as read-only and close from runtime access)
 - Could be bypassed if an attacker manages to run arbitrary code in SMM
- Make an OS to update the Microcode to the latest version
 - Process could be already compromised at the moment of validating the update version
- Supply only the updates which could be loaded from FIT

#Takeaways

- Supply chain problem
- The problem in a basic component compromises all technologies it serves as a Root-of-Trust

38

The full impact is yet to discover

Thank you