Reverse engineering a SmartNIC

NVIDIA/Mellanox ConnectX-5


The plan

- 1. What is Pwnies?
- 2. What is it a ConnectX-5? What can it do?
- 3. Firmware layout & Tooling
- 4. Embedded CPU(s) (iRISC?)
- 5. Reversing an instruction set
- 6. Writing a ghidra processor plugin
- 7. Firmware patching and code execution
- 8. Fuzzing an instruction set
- 9. Writing a PCIe driver in rust
- 10. Future work?

What is Pwnies?

- We are a "student" organization at DIKU
- We made Pwntools

Come join us



What is a ConnectX-5?

- 100Gb/s or 2x100Gb/s QSFP
- Overlay offloading(VXLAN/GENEVE/...)
- SR-IOV/eSwitch (Switching between VMs on the same HV)
- Newer generations: CX6, CX7: TLS offloading, remote management, ...
- Price on Ebay: ~1000dkk
- Good open source support(Drivers, tooling, ...)
- Some public documentation



Firmware: Tooling & Layout

Mellanox has published tools! (https://github.com/Mellanox/mstflint)

... and firmware images

Firmware: Tooling & Layout

- MAIN_CODE?
- BOOT2?
- IRON_PREP_CODE?
- Public keys? Signatures?

```
# mstflint -i oriq_cx5_firmware.patch verify
FS4 failsafe image
/0x00000018-0x0000001f (0x000008)/ (HW POINTERS) - OK
/0x00000090-0x00000097 (0x000008)/ (HW POINTERS) - OK
/0x00000500-0x0000053f (0x000040)/ (TOOLS_AREA) - OK
/0x00001000-0x00003137 (0x002138)/ (BOOT2) - OK
/0x00004000-0x0000401f (0x000020)/ (ITOC_HEADER) - OK
/0x00006000-0x0001902b (0x01302c)/ (IRON PREP CODE) - OK
/0x0001902c-0x0001912b (0x000100)/ (RESET_INFO) - OK
/0x0001915c-0x003ac65b (0x393500)/ (MAIN CODE) - OK
/0x003ac65c-0x003bfeab (0x013850)/ (PCIE_LINK_CODE) - OK
/0x003bfeac-0x003c09db (0x000b30)/ (POST_IRON_BOOT_CODE) - OK
/0x0040fd24-0x0040fe63 (0x000140)/ (IMAGE_SIGNATURE_256) - OK
/0x0040fe64-0x00410763 (0x000900)/ (PUBLIC_KEYS_2048) - OK
/0x00410764-0x004107f3 (0x000090)/ (FORBIDDEN_VERSIONS) - OK
/0x004107f4-0x00410a33 (0x000240)/ (IMAGE SIGNATURE 512) - OK
/0x00410a34-0x00411b33 (0x001100)/ (PUBLIC_KEYS_4096) - OK
```

-I- FW image verification succeeded. Image is bootable.

Firmware: Tooling & Layout

- Patterns?
- Endianness?
- Instruction width?
- Function prolog/epilog?

er@argon: ~/cx5/section

user@argo	n:~/	cxs	j/se	ecti	ons	5 he	ead	- C	256	000	0070	000_	_000:	1c4	94_3	IRON_	PREP_	CODE	phd	
00000000	48	03		bc	бc	20	18	06	70	3f	Øf	e2	бc	20		1e	H···	1 · ·	p?··	1 .
00000010	бc	20		1a	бc	20	a8	16	бc	20	b0	12	бc	20	b8	0e	1	1 · ·	1 · ·	1 .
00000020	fd	57	50		fd	36	48		fd	15	40	08	fc	f4	38		·WP ·	·бН·	· · @ ·	• • 8
00000030	fc	d3	30			06		01	14	a7		01		01		05	· · 0 ·			
00000040	4a	06		02	14							12	fc	сб	20		J • • •			
00000050	4a	04		03	14	сб						0e	2c	86		ff	$J \cdot \cdot \cdot$			
00000060	fc	a5	30	05		02		Øb	fc	84		83	14	85			· · Ø ·			
00000070				02	94		3e	22	fe	64		08	fe	85			58 (C. 6. 6)	· · >"	·d·	
00000080	fe				fe		bØ		fe		b8		94			b8	(* * * *)			
00000090	64	37			64	36		12	64	35		16	64	34		1a	d7••	d6 · ·	d5••	d4
000000a0	64	33		1e		21		20	64	23		06	fd		18	25	d3 · ·	+ ! +	d#∙∙	· • · 9
000000b0	48	03		bc	бc	20	18		70	3f	Øf	f2	6c	20	bØ		H···	1	p?··	1
000000c0	бc	20	b8		fc		38		fc	d6	30			06		01	1 ••	· · 8 ·	· · 0 ·	
000000d0	14	a7		01	a0	01		05	4a	06		02	14				(* * * *		Jere	
000000e0				Øf	fc	с6	20		4a	04		03	14	сб					J···	
000000f0	aØ			Øb	2c			ff	fc	a5	30	05		02					· · 0 ·	
00000100																				
user@argo	n:~/	cxs	s/se	ecti	ions	5														

Embedded CPU: iRISC

- Docs/tooling: 11 cores?, RISC!, 32bit?, tracing over PCIe?
- Patent search: Not really anything useful...
- Almost no information available. :(

What can we do with this little information?

Is reverse engineering possible?

Reverse engineering an ISA

- Guess instruction layout!
 - Width of instructions: 32 bits
 - Width of opcode: 6 bits
 - Number of register: 32 registers(5 bits)
- Guess opcodes based on common patterns
 - Prolog/epilog of functions: Matched blocks of loads/stores, matched stack adjustments
 - Calls: Should target start of functions.
 - Related instructions are 'near' opcode-wise

Reverse engineering an ISA: Disassembler/Guessing

user@argon: ~/cx5/presentation	user@argon: ~/cx5/p	resentation	
from pwn import *	00000000:	unk.12 3, 0, 0xbc	<- ???, load r3 with something
	00000004:	st.d 3, 1, 0x6	<- store to stack, r1 stackpointer?
context(endian="big")	0000008:	unk.1c 31, 1, 0xfe2	<- stack adjustment? store instruction?
	0000000c:	st.d 19, 1, 0x1e	<- save regs, unaligned offset?
<pre>code = read("00007000_0001c494_IRON_PREP_CODE")</pre>	00000010:	st.d 20, 1, 0x1a	
	00000014:	st.d 21, 1, 0x16	
<pre>for i, inst in enumerate(map(u32, group(4, code))):</pre>	00000018:	st.d 22, 1, 0x12	
op = (inst >> 26) & 0x3f	0000001c:	st.d 23, 1, 0xe	
· · · · · · · · · · · · · · · · · ·	lots of u	unknown instructions	
rs = (inst >> 21) & 0x1f	00000090:	ld.d 23, 1, 0xe	<- restore regs, same offset/reg pairs
rd = (inst >> 16) & 0x1f	00000094:	ld.d 22, 1, 0x12	
rt = (inst >> 11) & 0x1f	00000098:	ld.d 21, 1, 0x16	
imm16 = inst & 0xffff	000009c:	ld.d 20, 1, 0x1a	
imm11 = inst & 0x7ff	000000a0:	ld.d 19, 1, 0x1e	
	000000a4:	unk.00 1, 1, 0x20	<- add r1, r1, 0x20 ???
	000000a8:	ld.d 3, 1, 0x6	<- load r3, return address ??
opcode = {	000000ac:	unk.3f 0, 8, 0x1825	<- return ???, 0x18 -> r3?
<pre>0x1b: f"st.d {rt}, {rs}, {imm11:#03x}",</pre>			
<pre>0x19: f"ld.d {rd}, {rs}, {imm11:#03x}",</pre>	000000b0:	unk.12 3, 0, 0xbc	<- New function prolog
<pre>}.get(op, f"unk.{op:02x} {rd}, {rs}, {imm16:#04x}")</pre>	000000b4:	st.d 3, 1, 0x6	
Jiger(op) i anti(opierx) (raj) (rej) (rmmreinenk))	000000b8:	unk.1c 31, 1, 0xff2	
	000000bc:	st.d 22, 1, 0xe	
<pre>print(f"{4*i:08x}:\t{inst:08x}\t{opcode}")</pre>	00000c0:	st.d 23, 1, 0xa	
N Contraction of the second se	4.142		
19,1 All			9,36 All

Reverse engineering an ISA: Rosetta stone

- High entropy?
- Magic bytes?
- What is this?

Let's ask google?

user@argon: ~/	cx5/s	ectio	ons																	
user@argo	n:~,	cxs	5/se	ectio	ons	; ta	il	- C	260	000	0070	000_	0001	Lc49	94_1	RON_F	REP_	ODE	phd	
00000000	42	8a	2f		71	37	44	91	b5	cØ	fb		e9	b5	db	a5	B·/·	q7D ·		969636345
00000010	39	56		5b	59	f1	11	f1	92	3f	82	a4		1c	5e	d5	9V · [Y · · ·	• ? • •	
00000020	d8	07	aa		12	83	5b	01	24	31	85	be	55		7d	c3		••[•	\$1	U·}·
00000030	72		5d	74		de	b1	fe	9b		06	a7		9b	f1	74	r∙]t			···t
00000040			69		ef		47		Øf		9d	сб	24		a1	CC	٠·i·	··G·		\$ • • •
00000050	2d	e9	2c	6f	4a	74	84	aa	5c	b0	a9	dc	76	f9	88	da	- • ,0	Jt∘∙	$1 \cdot \cdot \cdot$	٧٠٠٠
00000060		3e	51	52		31	сб	6d	bØ	03	27	с8	bf	59	7f	c7	·>QR	$\cdot 1 \cdot m$	· · ! ·	·Y··
00000070	с6		Øb	f3	d5	a7	91	47	06		63	51	14	29	29	67		٠٠·G	··сQ	·))g
00000080	27	b7		85	2e	1b	21	38	4d	2c	6d	fc	53	38	Ød	13		. • ! 8	M,m·	58··
00000090	65		73	54	76	6a			81	c2		2e	92	72	2c	85	e sT	vj	a. 1995.	·r,·
000000a0	a2	bf		a1		1a	66	4b		4b	8b	70		бc	51	a3		∙ · fK	∙к∙р	·lQ·
000000b0	d1	92		19	d6	99	06	24	f4	0e	35	85	10	бa		70		•••\$	· · 5 ·	·j·p
000000c0	19	a4		16	1e	37	бc	08	27	48	77	4c	34	bØ		b5		·71·	'HwL	4 · · ·
000000d0	39			b3	4e	d8	aa	4a	5b		са	4f	68	2e	6f	f3	9 · · ·	N··Л	[0	h.o
000000e0	74	8f	82		78	a5	63	6f	84	c8	78	14			02	08	t···	х∘со	··X·	20000
000000f0		be	ff	fa	a4	50	бc	eb	be	f9	a3		сб	71	78	f2	* * * *	·P1·	• • • •	· qx ·
00000100		72	3f	5c												3	•r?\			
00000104						1000														
user@argo	n:~/	/cx5	5/se	ectio	ons	5														

Reverse engineering an ISA: Rosetta stone

- These are the 'K' constants from SHA256
- Firmware implements SHA256 somewhere!!
- Operations in SHA256:
 - add/sub/xor/and/or/shifts
 - loads/stores of different sizes
 - Lots of register use => caller/callee saved registers
 - loops/branches/compares

Can we find the SHA256 implementation in firmware?

user@argon: ~/	cx5/s	ectio	ons																	
user@argo	n:~/	cxs	5/s	ecti	ons	5 ta	ail	- C	260	000	0070	000	000	1c49	94_1	RON_	PREP_	CODE	phd	
00000000	42	8a	2f		71	37	44	91	b5	cØ	fb		e9	b5	db	a5	B·/·	q7D ·		46464646
00000010	39	56		5b	59	f1	11	f 1	92	3f	82	a4		1c	5e	d5	9V · [γ···	• ? • •	
00000020	d8	07	aa		12	83	5b	01	24	31	85	be	55		7d			· · [·	\$1	U·}·
00000030	72		5d	74		de	b1	fe	9b		06	a7		9b	f1	74	r∙]t	****		···t
00000040			69		ef		47		Øf		9d	сб	24		a1	CC	٠·i·	··G·	• • • •	\$ • • •
00000050	2d	e9	2c	6f	4a	74	84	aa	5c	bØ	a9	dc	76	f9	88	da	- • ,0	Jt∙∙	$\cdot \cdot \cdot$	٧٠٠٠
00000060		3e	51	52		31	сб	6d	b0	03	27	с8	bf	59	7f		·>QR	·1·m	~ 1.1	·Y··
00000070	с6		Øb	f3	d5	a7	91	47	06		63	51	14	29	29	67	$(\bullet, \bullet, \bullet, \bullet)$	٠٠·G	··сQ	·))g
00000080	27	b7		85	2e	1b	21	38	4d	2c	6d	fc	53	38	Ød	13	2.000	. • ! 8	M,m·	58··
00000090	65		73	54	76	ба			81	c2		2e	92	72	2c	85	e sT	vj··	1. NY 1	·r,·
000000a0	a2	bf		a1		1a	66	4b		4b	8b	70		бc	51	a3		· · fK	∙К∘р	·lQ·
000000b0	d1	92		19	d6	99	06	24	f4	0e	35	85	10	ба		70	(* * * *)	· · · \$	· · 5 ·	·j·p
000000c0	19	a4		16	1e	37	бc	08	27	48	77	4c	34	bØ		b5		·71·	'HwL	4 · · ·
000000d0	39			b3	4e	d8	aa	4a	5b		са	4f	68	2e	6f	f3	9 · · ·	Ν··J	[0	h.o
000000e0	74	8f	82		78	a5	63	6f	84	C 8	78	14			02		t···	х∙со	··X·	1998 (M. 197
000000f0		be	ff	fa	a4	50	бc	eb	be	f9	a3		сб	71	78	f2		·Pl·	• • • •	· qx ·
00000100		72	3f	5c													•r?\	8		
00000104																				
user@argo	n:~/	/cx5	5/s	ecti	ons	5														

Reverse engineering an ISA: Finding SHA256

- SHA256 is usually implemented in 4 functions: **sha256** init: has initialization constants { sha256 transform: uses 'K' constants _ sha256 update: calls sha256 transform sha256_finalize: calls sha256_transform Searching for specific constants -Constants should be in code _ Plan: _ Find **sha256** init by searching for constants -Find calls to **sha256** init -
 - Assume that **sha256_update** and **sha256_finalize** is called nearby

```
void sha256_init(SHA256_CTX *ctx)
        ctx->datalen = 0;
        ctx->bitlen = 0;
        ctx->state[0] = 0x6a09e667;
        ctx->state[1] = 0xbb67ae85;
        ctx->state[2] = 0x3c6ef372;
        ctx -> state[3] = 0xa54ff53a;
        ctx->state[4] = 0x510e527f;
        ctx -> state[5] = 0x9b05688c;
        ctx->state[6] = 0x1f83d9ab;
        ctx->state[7] = 0x5be0cd19;
}
```

Reverse engineering an ISA: Reversing SHA256

- Found sha256 constants!
- Looks like it calls **sha256_update** and **sha256_finalize** right after.
- Looks like we have 64 bits registers?

Result: Found **sha256_transform**, a lot more known instructions.

sha256 :			
000130cc:	480300bc	unk.12 3, 0, 0xbc	
	6c201806	st.d 3, 1, 0x6	
000130d4:	703f0ec2		
000130d8:	6c20b13e	st.d 22, 1, 0x13e	
000130dc:	6c20b93a	st.d 23, 1, 0x13a	
000130e0:	fcd73008	unk.3f 23, 6, 0x3008	
000130e4:	fca62808	unk.3f 6, 5, 0x2808	
000130e8:	fc852008	unk.3f 5, 4, 0x2008	
000130ec:	2004ae85	unk.08 4, 0, 0xae85	<- sha256 init consts
000130f0:	2484bb67	unk.09 4, 4, 0xbb67	
000130f4:	1c84e667	unk.07 4, 4, 0xe667	
000130f8:	18846a09	unk.06 4, 4, 0x6a09	<- 4 * 16bits = 64 bits?
000130fc:	7820211c	unk.1e 0, 1, 0x211c	<- store 64 bits?
skip 3 m	ore blocks of co	nstants	
0001313c:	78200114	unk.1e 0, 1, 0x114	<- store bitlen? (64bits?)
00013140:	6c20010a	st.d 0, 1, 0x10a	<- store datalen
00013144:	00360008	unk.00 22, 1, 0x08	
00013148:	fec4b008	unk.3f 4, 22, 0xb008	
0001314c:	94fffeeb	unk.25 31, 7, 0xfeeb	<- ??? sha256_update? calls
00013150:	fec4b008	unk.3f 4, 22, 0xb008	
00013154:	fee5b808	unk.3f 5, 23, 0xb808	
00013158:	94ffff96	unk.25 31, 7, 0xff96	<- ??? sha256_finalize?
0001315c:	6437013a	ld.d 23, 1, 0x13a	
00013160:	6436013e	ld.d 22, 1, 0x13e	
00013164:	00210140	unk.00 1, 1, 0x140	
00013168:	64230006	ld.d 3, 1, 0x6	
0001316c:	fd001825	unk.3f 0, 8, 0x1825	
			15,1 All

What we know so far: iRISC instruction layout

- Many alu ops	ALU REG/IMM	OPCODE 6 bits	RS 5 Btis	RD 5 bits	IMMEDIATE 16 bits					
loads/storesCalls/jumpsBranches	ALU REG/REG	OPCODE 6 bits	RS 5 bits	RD 5 bits	RT 5 bits	ALUC 11 bit				
Register sizeCalling convention	JUMPS/CALLS	OPCODE 6 btis	JMPOP 2 bits			FSET 4 bits				
	MEM LOADS	OPCODE 6 bits	RS 5 bits	RD 5 bits		FFSET 14 bits	WIDTH 2 bits			
	MEM STORES	OPCODE 6 bits	RS 5 bits	OFFSET 5 btis	RT 5 bits	OFFSET 9 bits	WIDTH 2 bits			

Custom Ghidra Processor module

- Reverse engineering using python disassembler is annoying
- Ghidra has support for custom architectures
- Sleigh: DSL for describing ISAs
- Already >30 ISAs implemented in Sleigh, lots of examples.
- Table based, highly flexible.
- + Few XML files to describe:
 - Basic facts: name, link to docs, level of support, compiler differences, ...
 - Calling convention
 - Special registers: stack pointer, program counter, ...

Ghidra processor module: Sleigh (Address spaces)

- Two address spaces
 - RAM (code/data)
 - Registers
- Bind names to specific addresses
- Multiple bindings to same address (eg. r5 = r5h || r5l)

define endian=big;

define alignment=4;

define space ram type=ram_space size=4 default; define space register type=register_space size=4;

```
define register offset=0x00000 size=8 [
    zero r1 r2 r3 r4 r5 r6 r7
    r8 r9 r10 r11 r12 r13 r14 r15
    r16 r17 r18 r19 r20 r21 r22 r23
    r24 r25 r26 r27 r28 r29 r30 r31
```

define register offset=0x00000 size=4 [

zeroh zerol r1h r1l r2h r2l r3h r3l r4h r4l r5h r5l r6h r6l r7h r7l r8h r8l r9h r9l r10h r10l r11h r11l r12h r12l r13h r13l r14h r14l r15h r15l r16h r16l r17h r17l r18h r18l r19h r19l r20h r20l r21h r21l r22h r22l r23h r23l r24h r24l r25h r25l r26h r26l r27h r27l r28h r28l r29h r29l r30h r30l r31h r31l

Ghidra processor module: Sleigh (Instruction fields)

- Define slices of bits
- Attach registers to bits of instructions.

efine token instr(32)
op= <mark>(</mark> 26, 31)
rs=(21, 25)
rshi= <mark>(</mark> 21, 25)
rslo= <mark>(</mark> 21, 25)
jmpop= <mark>(</mark> 24, 25)
imm24=(0, 23)
simm24=(0, 23) signed
rd=(16, 20)
rdhi= <mark>(</mark> 16, 20)
rdlo= <mark>(</mark> 16, 20)
cmpop=(16, 20)
cmpshamt=(16, 20)
rt= <mark>(</mark> 11, 15)
rthi= <mark>(</mark> 11, 15)
rtlo= <mark>(</mark> 11, 15)
shamt= <mark>(</mark> 11, 15 <mark>)</mark>
imm16=(0, 15)
simm16= <mark>(</mark> 0, 15) signed
funct=(0, 8)

attach variables [rdlo rslo rtlo] [zerol r1l r2l r3l r4l r5l r6l r7l r8l r9l r10l r11l r12l r13l r14l r15l r16l r17l r18l r19l r20l r21l r22l r23l r24l r25l r26l r27l r28l r29l r30l r31l

1;

Ghidra processor module: Sleigh (Instructions/tables)

RD: rd is rd { export rd; }
RDsrc: rd is rd { export rd; }
RDsrc: rd is rd & rd=0 { export 0:8; }

```
RSsrc: rs is rs { export rs; }
RSsrc: rs is rs & rs=0 { export 0:8; }
```

RTsrc: rt is rt { export rt; }
RTsrc: rt is rt & rt=0 { export 0:8; }

RDlo: rdlo is rdlo { export rdlo; }
RDlosrc: rdlo is rdlo { export rdlo; }
RDlosrc: rdlo is rdlo & rdlo=0 { export 0:4; }

RSlo: rslo is rslo { export rslo; }
RSlosrc: rslo is rslo { export rslo; }
RSlosrc: rslo is rslo & rslo=0 { export 0:4; }

RTlosrc: rtlo is rtlo { export rtlo; }
RTlosrc: rtlo is rtlo & rtlo=0 { export 0:4; }

```
:unk.^op RD, RSsrc, RTsrc, imm16 is op & RD & RSsrc & RTsrc & imm16 {
   RD = unkOp(op:1, RSsrc, RTsrc);
addi RD, RSsrc, simm16:
                               is op=0x00 & RD & RSsrc & simm16 {
   RD = RSsrc + simm16;
:addi RD, RSsrc, simm16
                               is op=0x01 & RD & RSsrc & simm16 {
   RD = RSsrc + simm16;
:addi.hi RD, RSsrc, simm16
                               is op=0x02 & RD & RDsrc & RSsrc & simm16 {
   RD = RSsrc + (simm16 << 16);
:addi.hi RD, RSsrc, simm16
                               is op=0x03 & RD & RDsrc & RSsrc & simm16 {
   RD = RSsrc + (simm16 << 16)
:subi RD, RSsrc, simm16
                               is op=0x04 & RD & RSsrc & simm16 {
   RD = RSsrc - simm16;
```

Ghidra processor module: Sleigh (PCode)

- PCode defines the semantic of instruction
- Tables can emit pcode
- Ordering of emitted PCode described by `build` keyword. (we did not need it)
- No conditional emitting of PCode.
- All flow control is described by `call`/`goto'
- PCode gives us decompiler for almost free.

The Ghidra developers who made the Sleigh DSL were very clever.

iRISC: Ghidra Decompiler

00a7ede4	48	03	00	bc	csr.r	r3, zero, retaddr
00a7ede8	6c	20	18	06	st.d	r31,r11 ,0x4
00a7edec	70	зf	Øf	ea	enter	r11,r11 ,-0x18
00a7edf0	6c	20	a8	16	st.d	r211,r11,0x14
00a7edf4	6c	20	bØ	12	st.d	r221,r11,0x10
00a7edf8	6c	20	b8	0e	st.d	r231,r11,0xc
00a7edfc	fc	d7	30	08	mv	r23, size
00a7ee00	fc	b6	28	08	mv	r22,data
00a7ee04	fc	95	20	08	mv	r21, st
00a7ee08	16	e4	00	00	subsi	st, r23 ,0x0

00a7ee0c a0 00 00 15 b.t.e... zero,LAB 00a7ee60

r3 = CALLOTHER "RDCSR", retaddr \$U3180:4 = INT_ADD r11, 4:4 STORE ram(\$U3180:4), r31 \$U3200:4 = INT ADD r11. 0xfffffe8:4 STORE ram(\$U3200:4), r11 r1l = INT ADD r1l, 0xffffffe8:4 \$U3180:4 = INT ADD r11, 20:4 STORE ram(\$U3180:4), r211 \$U3180:4 = INT_ADD r11, 16:4 STORE ram(\$U3180:4), r221 \$U3180:4 = INT ADD r11, 12:4 STORE ram(\$U3180:4), r231 r23 = COPY r6r22 = COPY r5r21 = COPY r4 $r4 = INT_SUB r23, 0:8$ C64 = INT LESS 0:8, r23 C32 = INT_LESS 0:4, r231 r4 = INT_SUB 0:8, r23 N64 = INT SLESS r4, 0:8Z64 = INT EQUAL r4. 0:8N32 = INT_SLESS r41, 0:4 Z32 = INT_EQUAL r41, 0:4 CBRANCH * [ram]0xa7ee60:8, Z32

```
2 void sha256_update(sha256_state *st,byte *data,int size)
4
    undefined8 uVar1:
5
    uint i:
    undefined4 uStack00000004:
    uVar1 = RDCSR(retaddr):
    uStack00000004 = (undefined4)uVar1;
10
    if (size != 0) {
11
      i = st->datalen;
12
13
      do {
14
        st->data[i] = *data:
       i = st->datalen + 1:
15
        st->datalen = i;
16
        if (i == 0x40) {
17
          sha256 transform(st);
18
          st->bitlen = st->bitlen + 0x200;
19
20
          st->datalen = 0:
          i = 0;
21
22
        data = data + 1;
23
        size = size + -1:
24
      } while (size != 0);
25
26
27
    return;
28
29
```

Firmware patching and code execution

- Linux kernel driver / sysfs debug command interface
- Patch target, what should we patch?
- FNP pin hack/Flash recovery mode => No signature checks

Firmware patching: Command interface

- NIC accepts commands over PCIe using DMA
- QUERY FLOW TABLE will be our patch target, linux kernel driver does not use it
- Some structure: opcode/op mod
- What should we make the _ code do?

The command returns a Flow Table context, as it was created by "CREATE -FLOW TABLE - Allocate a New Flow Table".

Table 401 - QUERY FLOW TABLE Input Structure Layout

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Offset
						- 3	opc	ode																								00h
																						į.	op_	mod	Ļ							04h
																																08h
																																0Ch
		ta	able	_typ	e e																											10h
																		3	tabl	e_id	l											14h
																																18h-3Ch

Firmware patching: patching QUERY_FLOW_TABLE

2 undefined4 cmdif_query_flow_table(toc *cmdif) Read command data to stack _ Call data on stack uint uVar1: _ undefined8 uVar2; code *pcVar3; Write response data from stack undefined4 uStack00000004: undefined4 auStack d8 [8]: Fix some fields: seems important/wont work _ undefined auStack b8 [184]: without uVar2 = RDCSR(retaddr); uStack00000004 = (undefined4)uVar2; Fixup all kinds of checksum errors everywhere uVar1 = cmdif->qvmi; pcVar3 = (code *)cmdif->cmdif io cb; in the firmware image :'(/* Recv request */ (*pcVar3)(1,uVar1,&cmdif->io cb state,0,0xc0,auStack d8,0); Lots of trial and error, much reflashing of the /* Set errorcode = 0x0 */ auStack d8[0] = 0: /* Call shellcode */ NIC (*(code *)auStack b8)(auStack d8,cmdif); /* Send response */

(*pcVar3)(0,uVar1,&cmdif->io cb state,0,0xc0,auStack d8,0);

cmdif->missions = cmdif->missions & 0xffff0000 | 4;

return 0:

5

We have code execution on the NIC on demand a

Instruction set fuzzing

Plan:

- Generate experiment shellcode
- Send to NIC for execution
- Get response
- Analyse response
- Profit?!?

Result: We know a lot of opcodes, lots of details: Flags, data widths, edge cases, side effects, ...

ASH test	_unki.a	asm
1	lbl	entry
2		set64 r5, {{ r5 }}
3		set64 r6, 0
4		set64 r7, 0
5		
б	lbl	test
7		unk.i {{ opcode }}, r7, r5, {{ simm16 }}
8		
9	lbl	result
10		st.q r0, r4, r5, 0x08
11		st.q r0, r4, r6, 0x10
12		st.q r0, r4, r7, 0x18
13		
14	1b1	exit
15		ret.d

Userspace PCIe Driver

- Linux kernel driver is annoying
 - Often we break something
 - NIC stops responding to commands when we break something
 - Kernel hangs when NIC does not respond
 - Can't Ctrl+C linux kernel, ain't how a kernel works.
 - Kernel won't even shutdown, as it can't shutdown NIC nicely
 - We must yank power manually/echo b > /proc/sysrq-trigger
 - Really annoying. :(
 - Only 300exec/s
- This is a software problem, PCIe/thunderbolt is very SOLID
- Conclusion: We need a 'Ctrl+C'-able driver in userspace
- PCIe/Driver interface/IOMMU/VFIO-PCI
- Rust Userspace driver: 30000exec/s very fast

Opensourcing it all!

- <u>https://github.com/irisc-research-syndicate</u>
 - mlx5cmd: userspace vfio/pcie driver for primarily for executing shellcode
 - irisc-asm: Basic assembler for the iRISC architecture, templating support
 - ghidra-processor: A ghidra module for decompilation support

Come by our tent to get a hand on introduction for working with iRISC and ghidra!

We would like to talk with some NVIDIA/Mellanox people!

Future work?

- Possible exploits (Packet parsing, VM escape, kernel driver bug?)
- Newer generations of ConnectX NICs (TLS offloading?)
- Other vendors (Broadcom, Intel, ...)
- NICs/WIFI/Switches are interesting targets as they are directly accessible over the network, and often are OS independent.