


BASIC STRUCTURE OF COMPUTER

Functional Unit :-



Computer is an electronic device that can accept, store and process data under the control of a set of instructions. The instructions called a program are stored in the computer when in use, so they can be executed automatically.

CPU:- The most fundamental part of the mother board is the microprocessor chip or the Central Processing Unit.

It consists of mainly an integrated circuit of semiconductor devices and other electronic components manufactured on a thin sheet of semiconductor material.

CPU executes and store program instructions that process or manipulate data into information. The CPU is often referred as the brain of the computer.

Input-Output Devices:- Input refers to data entered into a computer for processing. for example - from a keyboard or from a file stored on disc.

Input includes program instruction that the CPU receives after commands are issued by the

uses.


Output refers to the results of processing i.e., information sent to the screen or the printer or to be stored on disc or sent to another computer in a network.

Some input devices are keyboard, mouse, lightpen, touchscreens, graphics, tablets (digitizer), joystick, trackball, OCR (Optical Card Reader), smart card reader, Bar code reader, web camera, digital camera, scanner, biometric sensor.

Some output devices are monitors, printers, speaker, LCD projectors.

Within the motherboard in the system cabinet, the memory chips are installed and secondary storage devices are connected to it. The memory chips deal only with temporary storage secondary or permanent storage stores your data as long as you want.


PROCESSOR :-



Timing And Control Unit

MAR - Memory Address Register
 ACC - Accumulator (Special Purpose Register)
 DR - Data Register
 ALU - Arithmetic Logical Unit
 IR - Instruction Register
 INS. DEC - Instruction Decoder
 R₁, R₂ - Register 1, 2 (General Purpose Register)
 PC - Program Counter.

BASIC OPERATIONAL CONCEPT



To perform a given task, an appropriate program consisting of list of instructions is stored in the memory.

Individual instructions are brought from the memory into the processor which executes the specific operations.

Add LOCA, R₀

This instruction add the operand at memory location (LOCA) to operand in Register R₀ and

places the sum into the register R_0 . This instruction requires the performance of several steps —

- 1) The instruction is fetched from the memory into the processor.
- 2) The operand at LOCA is fetched and added to the content of R_0 .
- 3) Finally, the resulting sum is stored in the register R_0 .

The preceding add instruction combines a memory access operation with an ALU operation.

In some other type of computer, these two types of operations are performed by separate instructions for performance reason. Transfer between the memory and the memory and the processor are started by sending the address of memory location to the unit and issuing the appropriate control signal.

IR — It holds the instruction currently being executed. Its output is available for the control circuit which generate the timing signal.

PC — Program counter is another special register that keeps track of execution of a program. It contains memory address of the next instructions to be fetched.

Date / /

MAR :- Memory Address Register holds the address of the location to be accessed.

MDR :- Memory Data Register contains the operand used for arithmetic operation.

Operating Steps - Execution of Complete Instruction

- 1) Programs reside in the memory and usually we get this from the input unit.
- 2) Execution of the program starts when the PC hold the address of the 1st instruction of the program.
- 3) Content of PC are transferred to MAR and the read control signal is sent to the memory.
- 4) After the time required to access the memory, elapsed the word is read out of memory and loaded into MDR.
- 5) Now content of MDR are transferred to IR and instruction is ready to decode and execute.
- 6) If the instruction involves ALU operation it is necessary to obtain the required operand.
- 7) An operand in the memory is fetched by sending its address to MDR by initiating a read signal.
- 8) When the operand has been read from the memory to the MDR, it is transferred from MDR to ALU. After one or two such repeated cycle, ALU can perform the desired operation.

9) If the result of this operation is to be stored in the memory, the result is sent to the MDR.

10) Address of location where the result is to be stored is sent to MAR and write signal is initiated.

11) The content of PC are incremented so that PC points to the next instruction that is to be executed.


Normal execution of program may be interrupted if some device require urgent service. To do this, the device generate the interrupt signal.

An interrupt signal is a request signal from an I/O device for serving the I/O processor. The processor provides the requested service by executing an appropriate interrupt service routine.

BUS STRUCTURE:-

Group of wires which carry information from CPU to peripherals or vice versa. There are two types of BUS structure.


1) Single Bus — Common Bus is used communicate between peripheral and microprocessor.



To improve performance multibus structure may be used. For example — In 2 bus

structure, 1 bus can be used to fetch instruction other can used to fetch data required for execution.

Thus, improving the performance but cost is also increased.



2) Address Bus - It is unidirectional group of wires which carries address information bits from processor to peripherals.

3) Data Bus - It is bidirectional group of wires which carries data information bits from processor to peripherals and vice versa.

4) Control Bus - It is bidirectional group of wires which carries control signals from processor to peripherals and vice versa.

Instructions -

- | | |
|--|----------------------|
| 1) MOV R ₁ , R ₂ | Arithmetic - ADD |
| 2) MOV R ₂ , R ₁ | |
| 3) MOV ACC, R ₁ | Logical - AND ⇒ NAND |
| 4) MOV ACC, R ₂ | |
| 5) MOV ACC, M | |
| 6) MOV M, ACC | |

INSTRUCTION FORMAT :-

A computer will usually have a variety of instruction code format. It is the function of control unit within the CPU to interpret each instruction code and provide the necessary control function needed to process the instruction.


Syntax -

RAM

Opcode	Operand
--------	---------

1) Opcode:- An operation code field that specifies operation to be performed. The opcode field of an instruction is a group of bits that define various processor operations such as add, subtract, complement, shift etc.

2) Operand Address:- An address field that designates memory address or processor registers. Operations specified by computer instructions are executed on some data stored in memory or processor registers. Operands residing in memory are specified by their memory address. Operands residing in processor registers are specified with a register address.



3) Mode field:-

The mode field of an instruction specifies a variety of alternatives for choosing the operand from given address. The basic computer has

Three instruction code format.

- 1) Memory Reference
- 2) Register Reference
- 3) I/O Instructions

MR

011

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

100

101

110

111

ADDRESSING MODES - The different ways in which location of operand is specified in an instruction are referred to as addressing mode.

- 1) Immediate Addressing
- 2) Direct Addressing
- 3) Indirect Addressing
- 4) Register Addressing
- 5) Register Indirect Addressing
- 6) Relative Addressing
- 7) Indexed Addressing

① Immediate Addressing - Operand is given explicitly in the instruction. For example Add 5. This instruction add 5 to the content of accumulator. No memory reference to fetch data. So, it is fast. But in limited range.

Format -

Opcode	Operand
--------	---------

② Direct Addressing - In this, address field contains address of operand. Ex - ADD A

Effective Address (EA) = Address field of A.
This instruction (ADD A) add contents of A to the accumulator.


Look in memory at address A at for operand.

Single memory reference to access data. No additional calculation require to calculate.

effective address.

format —

Opcode	Address of A
--------	--------------



③ Indirect Addressing — Memory cell pointed to by address field contains address of operand.


Effective Address (EA) = Address field of A
 $EA = [A]$

Look in A, find address of A, Look there for operand.

Eg. ADD A

format —

Opcode	Address
--------	---------



Large address space require Multiple memory access to find operand. Hence, it is slower.

④ Register Addressing — Operand is held in register named in address field.

Effective Address = R

$EA = R$

Limited no. of registers.

Very small address field needed

Shorter instruction

Faster instruction fetch


No memory access.

Very fast execution.

Multiple register help performance.

Format -

Opcode	Register Address
--------	------------------



⑤ Register Indirect Addressing -

Effective Address = R,

Operand is in memory cell pointed to by the content of register R.

Large address space.

fewer memory access than direct addressing.

~~format~~ -

§

format -

Opcode	Register	Add.
--------	----------	------

Register

Memory

Address

Operand

⑥ Indexed Addressing :-

$$\text{Effective Address} = X + [R]$$


Address field holds two value i.e.,

X = Constant value (offset)

R = Register that holds address of memory location.

format -

Opcode	Register R	Const. value
--------	------------	--------------



Register

Memory

⑦ Relative Addressing :- It is a version of displacement address.

where X is Address part of the instruction

$$\text{Effective Address} = X + PC$$


$[R = \text{Program Counter (PC)}]$

Get the operand from X byte away from current location pointed to by PC.


TYPES OF INSTRUCTIONS — Computers may have instructions of several different containing varying no. of addresses. The no. of address field in the instruction format of a computer depends on internal organizations of its registers. Most computers fall into one of 3 types of CPU organization —

- 1) Single Accumulator Organization.
- 2) General Register Organization
- 3) Stack Organization.

Single Accumulator Organization — In this type of organization that specifies the arithmetic addition is defined by an assembly language instruction as $ADD\ X$, where X is address of operand. The ADD instruction in this case, result in the operation.



General Register Organization — The instruction format in this type of computer needs 3 registers address field. Thus, instruction for an arithmetic addition may be written as,



Stack Organization - The stack organization CPU uses stack which uses PUSH and POP which requires the address field.

for - ex. — PUSH X

for the above organization, there are 4 types of instructions —

- 1) Three Address Instruction :- Computers with three address instruction format can use each address field to specify either a processor register or a memory operand.

The program in assembly language that evaluate $X = (A+B) * (C+D)$ as follows-

$ADD R_1, A, B \Rightarrow R_1 \leftarrow M[A] + M[B]$

$ADD R_2, C, D \Rightarrow R_2 \leftarrow M[C] + M[D]$

$MUL X, R_1, R_2 \Rightarrow M[X] \leftarrow R_1 * R_2$

It is assumed that the computer has two processor register. The symbol $M[A]$ denotes the operand at memory address symbolised by A.

The advantage of three address format is that it results in short program when evaluating arithmetic operations.

The disadvantage is that the binary coded instruction require too many bits to specify three addresses.

- 2) Two Address Instruction :- Two address instruction are most common in commercial system. Here again, each address field can specify either the processor register or a memory word.

The program to evaluate $X = (A+B) * (C+D)$ are —

$MOV R_1, A \Rightarrow R_1 \leftarrow M[A]$
 $ADD R_1, B \Rightarrow R_1 \leftarrow R_1 + M[B]$
 $MOV R_2, C \Rightarrow R_2 \leftarrow M[C]$
 $ADD R_2, D \Rightarrow R_2 \leftarrow R_2 + M[D]$
 $MUL R_1, R_2 \Rightarrow R_1 \leftarrow R_1 * R_2$
 $MOV X, R_1 \Rightarrow M[X] \leftarrow R_1$

(iii) One Address Instructions — One Address Instruction use an accumulator register for all data manipulation; for multiplication and division, there is need for second register and assume that the AC contains the result of all operations.

The program to evaluate $X = (A+B) * (C+D)$ in one Address Instruction —

$LOAD A \quad AC \leftarrow M[A]$
 $ADD B \quad AC \leftarrow AC + M[B]$
 $STORE T \quad M[T] \leftarrow AC$
 $LOAD C \quad AC \leftarrow M[C]$
 $ADD D \quad AC \leftarrow AC + M[D]$
 $MUL T \quad AC \leftarrow AC * M[T]$
 $STORE X \quad M[X] \leftarrow AC$

(iv) Zero Address Instructions — Step organized computers do not use an address field for the instruction addition and multiplication.

The PUSH and POP instructions however need an address field to specify the operand that communicate with the stack.

The program to evaluate the same operation in

AC
 ① 2 3 4x
 000f 0010 0011 0100
 0010 0100 0110 100x
 0100 00xx

zero address Instructions -

PUSH A TOS $\leftarrow$ A
 PUSH B TOS $\leftarrow$ B
 ADD TOS $\leftarrow$ A+B
 PUSH C TOS $\leftarrow$ C
 PUSH D TOS $\leftarrow$ D
 ADD TOS $\leftarrow$ C+D
 MUL TOS $\leftarrow$ (C+D)(A+B)
 POP X M[X] $\leftarrow$ TOS

✓ SUBROUTINE - A set of instⁿ which are used repeatedly in a prog. macro

16 bit

100	LDA	X	Preprocessor
101	BSA	SH4	Code
102	STA	X	a.asm
103	LDA	Y	Assembler
104	BSA	SH4	a.obj
105	STA	Y	Linker/Loader
106	HLT		a.exe
107	X, HEX(1234)	X = 2340	} after op ⁿ
108	Y, HEX(4321)	Y = 3210	
109	SH4, HEX(0)	102, 105	
10A	CIL	X3H	22 implied mode
10B	CIL	X3H	202
10C	CIL	X3H	202
10D	CIL	0010 0011 0100 XXXX	
10E	AND MSK	0010 0011 0100 0000	
10F	BUN SH4	I	
110	MSK, HEX FFF0		
	END		

LDA - Load In Accumulator
 BSA - Branch and save the return Address
 MSK - label

STA X - store the value of Accumulator
 at the address of X.

HLT - Halt

CIL - circular left (left shift)

BUN - Branch UN conditionally

for ex. 0001 0010 0011 0100
 1 2 3 4

After 4 CIL - 0010 0011 0100 XXXX
 AND operation

HEX 1111 1111 1111 0000
 1110 F F F 0

X- 0010 0011 0100 0000

110
 010

 110

PARAMETER PASSING

ORG 200

200 LDA X ATAC = 110

201 BSA OR

202 HEX 3AF6 XSupposed = 010

203 STA Y Y = 0110 As ✓

204 HLT

205 X, HEX 3AF6 → Suppose 110

206 Y, HEX 0

207 OR, HEX 0 202 → 203

208 CMA JPSAC = 001

209 STA TMP TMP = 001

20A LDA ORI AC = 010

20B CMA 1011

20C AND TMP 101
 001

 001

20D CMA → 110

20E ISZ OR

20F BUN OR E

16 bit
1C
20

4 bit
OpCode

12 bit
operand Address

210 TMP ; HEX 0 001
END

Program for logic OR operation.

CMA - Complement the value of Accumulator.


ISZ - Increment M and skip if zero (M - memory).

EXPANDING OPCODE METHOD :-

Consider an $(n+k)$ bit instruction with a k bit opcode and n bit address. Then, the instruction allows 2^k operations and 2^n addressable memory cells.

Alternatively the same $(n+k)$ bits could be broken up into $(k-1)$ bit opcode and an $(n+1)$ bit address meaning half as many instructions and either twice as much addressable memory or the same amount of memory with twice the resolution.

Ex - ^① Consider a machine in which instructions are 16 bit long and addresses are 4 bit long. This might be reasonable on a machine that has 16 registers in which all arithmetic operation take place. One design will be a 4 bit opcode and 3 address in each instructions giving 16 three address instructions.



Q. If designer needs 15-3 address instruction
14-2 address instruction and 31-1 address
instruction 16 inst with no address at all
opcode operand

5 0000 xxxx yyyy zzzz } 15-3 address

10 1110 xxxx yyyy zzzz }
1111 0000 yyyy zzzz } 14-2 address

15 1111 11011111 yyyy zzzz }
1111 1110 0000 zzzz }
1111 1110 1111 zzzz } 31-1 address

20 1111 1111 1111 zzzz }
1111 1111 1111 0000 }
1111 1111 1111 1111 } 16-no address


25 8421

BUS ARCHITECTURE

A typical computer system is composed of
several components such as CPU, memory chip
and I/O devices.

A Bus is a common pathway of a set of
wires that interconnect those various sub.

systems. The Bus thus allows different components to communicate with each other.



A Bus in computer language is a channel over which information flows between units or devices. It typically have access points through which the device can use the channel.

Most buses are bidirectional through which devices can send/receive information.

However, too many devices are connected to the same bus, the bandwidth of the bus can become a bottle-neck problem.

Buses often include wires to carry signals for addresses, data, control, status block etc.

The communication need of different devices in a computer system vary for instance - High bandwidth communication is needed between processor and memory whereas bandwidth requirement on buses to I/O devices is low. This has led to the creation of different kind of buses differing in bandwidth, width and

latency and capability. Typically there are two kind of buses.

(1) CPU Memory Buses (2) I/O Buses.

CPU Memory Buses are short and fast where as I/O buses are typically long and slow.

Bus Protocol-

A bus is a communication channel shared by many devices and hence rules needed to be establish in order to the communication to happen correctly. These rules are called bus protocol.

Design of a bus architecture involves several trade-offs related to the width, databus, data transfer size, bus protocol, clock-in etc.

Depending on whether the bus transaction are controlled by a clock or not, buses are classified into synchronous and Asynchronous buses.


Depending on whether the data bits are send on parallel wires or multiplex onto one single wire. These are called parallel and serial Buses.

Clock

SYNCHRONOUS AND ASYNCHRONOUS BUSES :-

In a synchronous bus, bus operations are synchronized with reference to a clock signal. The bus clock is generally derived from the computer system clock. However, it is slower than the master clock.

Buses are traditionally slower than process- or because memory access times are typically longer than processor clock cycles. A bus transaction often takes several clock cycles although the cycles are collectively referred to by many as a bus cycle.




Read Operation On a Synchronous Bus

Handshaking - when one device sends a msg to another device indicating that it wants to establish a comm channel by which two devices initiate communication.

Asynchronous Bus

An asynchronous bus has no system clock. Handshaking is done to properly conduct the transmission of data between sender and receiver.



For example in an asynchronous read operation the bus master puts the address and one control signal (read) on the bus and then asserts a synchronization signal.

The synchronizing signal from the master prompts the slave to get synchronized and once it has accessed the data, it asserts its own synchronization signal i.e., the slave synchronization signal indicate to the processor that there is valid data on the bus and it reads the data. The master then deasserts its synchronization signal which indicates to

the slave that the master has read the data. The slave then deasserts its synchronization signal. This method of synchronization is referred to as a full handshake.

Serial And Parallel Bus := Bus that transfer several data bits at the same time are called parallel buses. It is desirable to have wide buses because large chunks can be transferred quickly when multiple lines can be used.

Parallel buses typical have 8, 16, 32 or 64 data lines.

Serial bus use the same line to transfer different data bits of the same byte or word. Typically, they have only one data line and the bits are send one after another as a packet.

The universal standard bus (USB) and IEEE1394 are bus architecture are example of serial bus.

Serial buses are less expensive than parallel buses however parallel buses have higher throughput.


The execution of program complete in 3 steps —

- 1) fetch
- 2) Decode → Operand fetch
- 3) Execution

$T_0: MAR \leftarrow PC$ $ADD R_1$
 $T_1: IR \leftarrow M[MAR]; PC \leftarrow PC + 1;$
 $T_2: DCD(IR); MAR \leftarrow IR_6 - 11$ if ALU op is
 $T_3: DR \leftarrow R_1$
 $T_4: AC \leftarrow ALU_{ADD}(AC, DR)$

The ADD is an ALU operation so it requires to transfer the value of R_1 to DR for successfully execution of the desired operation.

TIMING AND CONTROL UNIT (Hardwired Control Unit)



for Register Instruction

Ring Counter

for Timing seq.

($T_0 - T_4$)

① Shift reg

② Dec with counter


$I_0 - ADD R_1$

$I_1 - CMP$

$I_2 - AND R_1$

$I_3 - MOV R_1, R_2$

Registers



Register Symbol	No. of bits	Register Name	function
DR	16	Data Register	Holds memory operand
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processor Register
IR	16	Instruction Register	Holds Instruction code
PC	12	Program Counter	Holds address of instruction
TR	16	Temporary Register	Holds temporary data
INPR	8	Input Register	Holds input character
OUTR	8	Output Register	Holds output character


Abbreviation -

- 1) LD - LOAD
- 2) INR - Increment
- 3) CLR - Clear

To load data from register, the output Enable (OE) should be high of that particular register.

To load data in any register, the LD (Load) should be high.

Basic Registers of Microprocessor



Timing signals - Control Signal

$$\text{MAR} \leftarrow \text{PC}$$

$$\text{PC} : \text{OE} = T_0$$

$$\text{MAR} : \text{LD} = T_0 + T_2$$

$$\text{IR} \leftarrow M[\text{MAR}] ; \text{PC} \leftarrow \text{PC} + 1$$

$$\text{IR} : \text{LD} = T_1$$

$$\text{PC} : \text{INR} = T_1$$

RD $\rightarrow$ Read signal that reads data from $M[\text{MAR}]$

$$\text{DCD}(\text{IR}) ; \text{MAR} \leftarrow \text{IR}_{0-11}$$

Combinational Circuit

$$\text{IR} : \text{OE} = T_2$$

$$\text{MAR} : \text{LD} = T_2$$

$$\text{DR} \leftarrow \text{IR}_1$$

$$\text{R}_1 : \text{OE} = T_3$$

$$\text{DR} : \text{LD} = T_3$$

$$\text{AC} \leftarrow \text{ALU}_{\text{ADD}}(\text{AC}, \text{DR})$$

$$\text{AC} : \text{LD} = T_4 D_7 T_0$$

$$\text{ALU} : \text{ADD} = T_4 D_7 T_0$$

MICROPROGRAMMED CONTROL UNIT

$$\text{Fetch} \leftarrow \text{MAR} \leftarrow \text{PC}$$

$$\text{Decode} \leftarrow \text{IR} \leftarrow M[\text{MAR}] ; \text{PC} \leftarrow \text{PC} + 1$$

$$\text{Execute} \leftarrow \text{DCD}(\text{IR}) ; \text{MAR} \leftarrow \text{IR}_{0-11}$$

$T_0: OE_{PC}, LD_{MAR}$

$T_1: LD_{IR}, RD_M, INR_{PC}$

$T_2: LD_{MAR}, OE_{IR}$

External Address Generators ($M=0$)


If $M=0$ then

External Address

If $M=1$ then

Branch add

Selection
Line
(M)



$M=1$

Branch Address
(BA)

M-Mode field
(selection line of
MUX)

Control field

Control Signal for $MOV R_1, R_2$

$C_0 - OE_{PC}$

$C_1 - LD_{MAR}$

$C_2 - LD_{IR}$


$C_3 - RD_M$

$C_4 - INR_{PC}$

$C_5 - OE_{IR}$

$C_6 - OE_{R_2}$

$C_7 - LD_{R_1}$



MOV R₁, R₂

L → C₇ C₆ C₅ C₄ C₃ C₂ C₁ C₀ BA M

1 1 0 0 0 0 0 0 00 1

Address select field

ADD R₁

DR ← R₁ ⇒ OER₁, LD DR₁

AC ← ALU ADD (AC, DR) ⇒ LD AC₁₀, ALU DE, C₁₁

Here this is decimal number

C₁₂ C₁₁ C₁₀ C₉ C₈ C₇ C₆ C₅ C₄ C₃ C₂ C₁ C₀ BAM

L 0 0 0 1 1 0 0 0 0 0 0 0 0 0 1

1 1 1 0 0 0 0 0 0 0 0 0 0 0 1

Microinstruction format - Each step in a seq of steps in the execution of a certain m/c inst'n.

3 3 3 2 2 7 = 20 bit

F ₁	F ₂	F ₃	CD	BR	AD
----------------	----------------	----------------	----	----	----

F₁, F₂, F₃: Microinstruction fields - 21 micro-operation

CD: Condition for branching

BR: Branch field

AD: Address field

F₁ Microoperation Symbol

000 None (NOP)

001 AC ← AC + DR (ADD)

010 AC ← 0 CLRAC → clear AC.

011 AC ← AC + 1 INCAC → Incr. AC.

100 AC ← DR DRTAC → Data Reg to AC (D)

101 AR ← DR(0-10) DRTAR

110 AR ← PC PCTAR → PC to AD

111 M[AR] ← DR WRITE → DR value

1 Add reg of store

F2

Microoperation

Symbol

000	None	NOP
001	$AC \leftarrow AC - DR$	SUB
010	$AC \leftarrow AC \vee DR$	OR
011	$AC \leftarrow AC \wedge DR$	AND
100	$DR \leftarrow M[AR]$	READ
101	$DR \leftarrow AC$	ACTDR
110	$DR \leftarrow DR + 1$	INCDR
111	$DR(0-10) \leftarrow PC$	PCTDR

F3

Microoperation

Symbol

000	None	NOP
001	$AC \leftarrow AC \oplus DR$	XOR
010	$AC \leftarrow \overline{AC}$	COM complement
011	$AC \leftarrow \text{shl} AC$	SHL
100	$AC \leftarrow \text{shr} AC$	SHR
101	$PC \leftarrow PC + 1$	INCP
110	$PC \leftarrow AR$	ARTPC
111	Reserved	

CD

Condition

Symbol

Comments

00	Always = 1	U	Unconditional Branch
01	$DR(15)$	I	Indirect Address Bit
10	$AC(15)$	S	Sign bit of AC
11	$AC=0$	Z	Zero value in AC

BR

Symbol

function

00	IMP	$CAR \leftarrow AD$ if $\text{cond}^n = 1$ $CAR \leftarrow CAR + 1$ if $\text{cond}^n = 0$
----	-----	---

BR	Symbol	Function
01	CALL	$CAR \leftarrow AD$, $SBR \leftarrow CAR + 1$ if condition = 1 $CAR \leftarrow CAR + 1$ if condition = 0
10	RET	$CAR \leftarrow SBR$ (Return from subroutine)
11	MAP	$CAR(2-5) \leftarrow DR(11-14)$, $CAR(0,1,6) \leftarrow 0$

The microoperations are subdivided into 3 fields of 3 bits each. The 3 bits in each field are encoded to specify seven distinct microoperations as listed above.

This gives a total of 21 microoperations. No more than 3 microoperations can be chosen for a microinstruction one from each field.

If fewer than 3 microoperations are used one or more of the fields will use the binary code '000'. For example - A microinstruction can specify 2 simultaneous microoperations from f_2 and f_3 and none from f_1 .

Eg - $DR \leftarrow M[AR] \rightarrow f_2$
 $PC \leftarrow PC + 1 \rightarrow f_3$

$f_1 \quad f_2 \quad f_3$
Code - 000 100 101

It is important to realise that 2 or more conflicting microoperations cannot be specified simultaneously.

Eg - $\frac{010}{f_1} \quad \frac{001}{f_2} \quad \frac{000}{f_3}$

$\downarrow$
 $AC \leftarrow 0$ $AC \leftarrow AC - DR$

to select status bit condⁿ → CD (Condition) - The condition field consists of 2 bit which are encoded to specify 4 status bit conditions as listed above.

The 1st condition is always 1 so that a reference to $CD = 00$ or the symbol 'U' will always find the condition to be true.

When the condition is used to conjunction with BR (Branch field) it provides an unconditional branch operation.

The indirect bit 'I' is available from bit 15 of DR after an instruction read from memory. The sign bit of AC provides the next status bit. The zero value symbolized by 'Z' is a binary variable whose value = 1 if all the bits in AC are equal = zero (0).

→ (specify the type of Branch)
Branch field - The BR field consists of 2 bits. It is used in conjunction with the address field (AD) to choose the address of the next microinstruction.

for example - When $BR = 00$ the control performs a (JMP) jump operation. When $BR = 01$ it performs a call to subroutine (CALL operation). The return from subroutine is accomplished with a BR field = 10. This causes the transfer of the return address from

SBR to CAR. The mapping from the operation code bits of the instruction to an address for CAR is accomplished when BR field is equal 11.

CONDITION

CD	Condition	Symbol	Comments
00	Always = 1	U	Unconditional Branch
01	DR(15) 15th bit	I	Indirect Addr. Bit
10	AC(15) 15th bit	S	Sign bit of AC
11	AC = 0	Z	Zero value in AC.

Branch field

BR	Symbol	Functions
00	JMP	$CAR \leftarrow AD$ if cond = 1
01	CALL	$CAR \leftarrow AD, SBR \leftarrow CAR + 1$ call the subroutine if cond = 1
10	RET	$CAR \leftarrow SBR$ Return (return from subroutine)
11	MAP	$CAR(2, 5) \leftarrow DR(11-14)$

Address field :- next instn $CAR(0, 16) \leftarrow$ next instn
7 bit - $2^7 = 128$ bits.

Bit Slice Concept :- It is a tech. for constructing a processor from modules of processors of smaller bit width, for the purpose of increasing the word length; in theory to make an arbitrary n-bit CPU. Each of these component modules processes one bit-field or "slice" of an operand.