


Block diagram



Project name: **LimeSDR_Mini_2v0.PrjPcb**

Title: **Block diagram**

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom




Size: **A4** Revision: **v2.0**

Date: **2021-12-01** Time: **10:49:25** Sheet 1 of 10

File: **01_Block_Diagram.SchDoc**

Power diagram

Project name: ***LimeSDR_Mini_2v0.PrjPcb***

Title: *Power diagram*

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom



Size: A4

Revision: v2.0

Date: 2021-12-01 Time: 10:49:26 Sheet2 of 10

File: 02_Power_Diagram.SchDoc

Clock diagram

J8 U.FL
connector



REF_CLK_IN

IC11 or IC16
XO DAC

XO1
VCTCXO
(40.00 MHz)

XT1
Crystal
(30.00 MHz)

IC8
USB 3.0
controller

FT_CLK

IC9
Clock
buffer

IC7
FPGA

17

5

3

13

A9

H4

H3

D2

D1

REF_CLK_OUT

RxPLL_CLK

TxPLL_CLK

LMK_CLK

LMS_MCLK1

LMS_FCLK1

LMS_MCLK2

LMS_FCLK2

J7 U.FL
connector



E5

AM24

IC1
RF IC

AB34

AA33

P34

R29

Project name: **LimeSDR_Mini_2v0.PrjPcb**

Title: **Clock diagram**

Size: **A4**

Revision: **v2.0**

Date: **2021-12-01**


Time: **10:49:29**

Sheet **3** of **10**

File: **03_Clock_Diagram.SchDoc**

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom








RF diagram

Matching network
2.0 – 2.6 GHz

Matching network
0.03 – 1.9 GHz

Matching network
2.0 – 2.6 GHz

Matching network
0.03 – 1.9 GHz



J1
TX
SMA
connector





J2
RX
SMA
connector

Project name: LimeSDR_Mini_2v0.PrjPcb			
Title: RF diagram		Lime Microsystems Surrey Tech Centre Guildford GU2 7YG Surrey United Kingdom	
Size: A4	Revision: v2.0		
Date: 2021-12-01	Time: 10:49:31		
File: 04_RF_Diagram.SchDoc	Sheet4 of 10		


LMS7002M misc

LMS7002M digital circuit

Baseband external IO



LMS EEPROM



Local fiducial LMS Top





Project name: LimeSDR_Mini_2v0.PrjPcb		
Title: LMS7002M misc		Lime Microsystems Surrey Tech Centre Guildford GU2 7YG Surrey United Kingdom
Size: A3	Revision: v2.0	
Date: 2021-12-01	Time: 10:49:33	
File: 05_LMS7002M_Misc.SchDoc	Sheet5 of 10	


LMS7002M RF circuits

LMS RF Channel 1

RF control



LMS RF Channel 2




RF truth table



RFSW_TX		RFSW_RX		J1	J2	Loopback
V1	V2	V1	V2	(TX)	(RX)	
H	L	H	L	TX1_1	RX1_H	TX1_2 → RX1_W
L	H	H	L	TX1_2	RX1_H	TX1_1 → RX1_W
H	L	L	H	TX1_1	RX1_W	TX1_2 → RX1_H
L	H	L	H	TX1_2	RX1_W	TX1_1 → RX1_H

RFSW (SKY13411) truth table



V1	V2	ANT1 → TX (pin 6) → TX (pin 4)	ANT1 → RX (pin 6) → RX (pin 3)	ANT2 → TX (pin 1) → TX (pin 4)	ANT2 → RX (pin 1) → RX (pin 3)
H	L	ISOLATION	ON	ON	ISOLATION
L	H	ON	ISOLATION	ISOLATION	ON



LMS7002M power supply circuit



Linear regulators




FPGA Banks

By default LFE5U-45F-xxMG285 is fitted and the schematic symbol represents LFE5U-25F pins. LFE5U-45F and LFE5U-85F parts are footprint and pin compatible with LFE5U-25F with small nuances. For example VCCIO0 bank C10 pin has different function:
LFE5U-25F: C10 pin is PT29B/PCLKC0_0
LFE5U-45F: C10 pin is PT38B/PCLKC0_0
LFE5U-85F: C10 pin is PT65B/PCLKC0_0
Therefore if a different to the default FPGA is used, one should look up the proper function note for each pin.
All power and fixed-function pins are the same for LFE5U-25F, LFE5U-45F, LFE5U-85F parts.

FPGA


FPGA GPIO

Pitch: 0.05" (1.27mm)





FPGA GPIO (edge)

Pitch: 0.1" (2.54mm)




Decoupling



HW_VER & BOM_VER


HW_VER = 3 [0 0 1 1]

BOM_VER = 0 [0 0 0]



FPGA JTAG (edge)

Pitch: 0.1" (2.54mm)



Project name: **LimeSDR_Mini_2v0.PrjPcb**

Title: **FPGA**

Size: **A3**

Revision: **v2.0**

Date: **2021-12-01**

Time: **10:49:40**

Sheet **8** of **10**

File: **08_FPGA.SchDoc**

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom



