




# A Distributed Approach to Silicon Compilation

Andreas Olofsson, William Ransohoff, Noah Moroze Zero ASIC Corporation Cambridge, MA {andreas,will,noah}@zeroasic.com




SiliconCompiler

# My Background: 25 Years of Pushing Polygons



## SiliconCompiler: A modular build system for hardware




"Make for hardware"

- Standardized build schema (json)
- Python OO API
- Flowgraph based execution
- Developed with cloud first approach
- Automated actions/metrics tracking
- Built for commercial <u>AND</u> open source ASIC/FPGA tools.
- SRC: <u>https://github.com/siliconcompiler</u>
- DOCS: <u>https://docs.siliconcompiler.com</u>



# Basic Operation: Configure, Run, Observe



- 1. Compilation tasks (ie EDA tools) wrapped with unified driver interfaces
- 2. Runtime manifest defines the "what, how, when, who, why" of compilation.
- 3. Sequence of tasks run based on static flowgraph defined in manifest.
- 4. Every configuration and tracked runtime metric reflected in the manifest.



### The Manifest: An Open "CAD Standard"

Group	Parameters	Examples
asic	46	diearea, maxfanout,
intput/output	2	sdc, rtl, def,
constraint	8	PVT, SDC, checks,
options	50	loglevel, skip, optmode, path,
unit	10	Time, voltage, current,
pdk	50	Runset, stackup, process,
tool	29	Options, exename, license,
flowgraph	9	Inputs, weights, goals
checklist	9	Rationale, criteria,
metric	45	Setupwns, errors, warnings,
datasheet	39	Abs voltage, setup, hold
package	32	Dependency, author,

- A unified compilation manifest
- Standardize all common settings
- Bypass parameters for "one-offs"
- Validated with 5 PDKs, 35+ EDA tools, ASIC/FPGA/HLS flows



### **Designer View:** Configure, Run, Observe

#### import siliconcompiler

```
def main():
   chip = siliconcompiler.Chip('heartbeat') # create chip object
   chip.set('input', 'verilog', 'heartbeat.v')
   chip.set('input', 'sdc', 'heartbeat.sdc') # set constraints file
   chip.load_target('freepdk45_demo')
   chip.run()
   chip.summary()
   chip.show()
```

*# import python package* 

- *# define list of source files*
- *#* load predefined target
- *# run compilation*
- *# print results summary*
- # show layout file



## EDA View: Tools and Flows

#### setup(): Capture all TCL, cmdline, ENV settings


# Standard Setup

```
chip.set('tool', tool, 'exe', 'yosys')
chip.set('tool', tool, 'vswitch', '--version')
chip.set('tool', tool, 'version', '>=0.13', clobber=False)
chip.set('tool', tool, 'format', 'tcl', clobber=False)
chip.set('tool', tool, 'option', step, index, '-c', clobber=False)
chip.set('tool', tool, 'refdir', step, index, refdir, clobber=False)
```

#### post\_process(): Convert per tool free form text into data

```
chip.set('metric', step, index, 'errors', 0, clobber=True)
with open(step + ".log") as f:
for line in f:
    area = re.search(r'Chip area for module.*\:\s+(.*)', line)
    cells = re.search(r'Number of cells\:\s+(.*)', line)
    if area:
        chip.set('metric', step, index, 'cellarea', round(float(area.group(1)),2), clobber=True)
    elif cells:
```

chip.set('metric', step, index, 'cells', int(cells.group(1)), clobber=True)



TION

### Foundry View: We can do better than "tarballs"!

#### setup(): # skywater130.py

```
chip.set('pdk', process, 'foundry', foundry)
chip.set('pdk', process, 'node', node)
chip.set('pdk', process, 'version', rev)
chip.set('pdk', process, 'stackup', stackup)
```

```
    Modern PDKs shipped as tar balls with 1000's of files.
```

- Designer responsible for learning structure!
- SC uses JSON schema as golden PDK file manifest
- Python API use to manage setup complexity
- Done: nangate45, sky130, asap7, gf12lp, intel16

```
# Openroad specific files
```


# DRC Runsets
chip.set('pdk', process,'drc', 'runset', 'magic', stackup, 'basic', pdkdir+'/setup/magic/sky130A.tech')


```
# LVS Runsets
chip.set('pdk', process,'lvs', 'runset', 'netgen', stackup, 'basic', pdkdir+'/setup/netgen/lvs_setup.tcl')
```

# Layer map and display file
chip.set('pdk', process, 'layermap', 'klayout', 'def', 'gds', stackup, pdkdir+'/setup/klayout/skywater130.lyt')
chip.set('pdk', process, 'display', 'klayout', stackup, pdkdir+'/setup/klayout/sky130A.lyp')



### IDEA #1: We need "LLVM like IR for CAD"





Lynn Conway, Reminiscences of the VLSI Revolution: How a Series of Failures Triggered a Paradigm Shift in Digital Design




### **IDEA #2**: Unify config and artifacts in one manifest

```
cfg['source'] = {
    'switch': None.
    'type': '[file]',
    'lock': 'false',
    'copy': 'true',
    'requirement': None,
    'defvalue': [],
    'filehash': [],
    'hashalgo': 'sha256',
    'date': [],
    'author': [].
    'signature': [],
    'shorthelp': 'Primary source files',
    'example': ["cli: hello world.v",
                "api: chip.set('source', 'hello world.v')"],
    'help': """
    A list of source files to read in for elaboration. The files are read
    in order from first to last entered. File type is inferred from the
    file suffix.
    (\ \times, v, \ ) = Verilog
    (\backslash \rangle *.vhd) = VHDL
    (\)^*.sv) = SystemVerilog
    (\backslash \rangle *.c) = C
    (\ \ cpp, .cc) = C++
    (\\*.py)
                   = Python
    ппп
```

- Unfied JSON "Object of Truth"
- Language agnostic
- Tracks setup and metrics
- > 200 dynamic parameters
- ASCII readable
- Signature tracking
- Embedded execution flow
- Job tracking/hashing
- Policy control
- Job history recording
- Package management

### **IDEA #3**: Cradle to Grave Compilation Manifests




- "A checksum for hardware"
- SC wraps around each tool to capture inputs and outputs.
- Each task produces a golden manifest along with task outputs.
- A manifest includes all configuration settings, actions, metrics up to that time.
- Supports automated packaging, audits, archiving, replay actions, checks
- Typical compressed JSON manifest is <1MB.</li>



### **IDEA #4**: Stop abusing YAML/JSON for setup!

- "JSON is an open standard file format and data interchange format" [wiki]
- Not a programming language
- Doesn't scale with complexity!
- Instead, use set/get pattern to drive json values through Python.



Create API to leverage the awesome power of Python!

Function	Description	
set/add()	Set, add manifest value	
get()	Get manifest value	
getkeys()	Return list of manifest keys	




### **IDEA #5**: Scalable execution model

#### "Serial Legacy Flow"


- Make files, BASH, Python, PERL,...
- SMP centric (not cloud centrics
- Fork/join parallelism with LSF/GRD
- LSF/Grid
- Low productivity and agility
- Not elastic
- No support for client/server architeture

### "Cloud First Flow"


- Static flowgraph execution model
- Fow defined in schema manifest
- Python wrapper functions for ease of use
- Single call run() task for by user
- Runtime schedules on local machine or remote
- Built in SLURM job management



### **IDEA #6**: Standardize Metrics



### **IDEA #7**: Client/Server model to remove barriers



Observation	Architecture Decision
Linux has 1% market share	Support Windows, MacOS, Linux natively
Installation/EDA/PDK pain for EDA is real	Zero install client/server remote REST API
Modern chip design needs massive compute	Platform agnostic scalable execution model
Cloud compute can be expensive	Support local execution



### **IDEA #8**: Auto-generated documentation



#### USER GUIDE

1	Introd	uction
_ <b>_</b>	introu	uction

- 2. Installation
- 3. Quickstart guide
- 4. Glossary
- 5. Data model
- 6. Programming model
- 7. Execution model
- 8. Remote processing
- 9. Package Management
- 10. Tools
- 11. PDKs
- 12. Flows 13. Targets
- 14. Metrics
- 15. Records
- 16. Libraries
- 17. Packages
- 18. FAO
- 19. Licenses
- 1. Floorplanning

Read the Docs

exported to a json file. Additionally, note that the parameter value 'None' gets translated to the "null", True gets translated to "true", and False gets translated to "false" before JSON export.

#### 1.3. Parameters

1.3.1. arg

1.3.1.1. flow

Description	ARG: Flow argument
Туре	[str]
Default Value	0
CLI Switch	-arg_flow 'key <str>'</str>
Example (CLI)	-arg_flow 'n 100'
Example (API)	chip.set('arg','flow','n', 100)

Parameter passed in as key/value pair to the flow target referenced in the load flow() API call. See the target flow for specific guidelines regarding configuration parameters.

#### 1.3.1.2. index

Description	ARG: Index argument
Туре	str
Default Value	None
CLI Switch	-arg_index <str></str>
Example (CLI)	-arg_index 0
Example (API)	chip.set('arg','index','0'

Dynamic parameter passed in by the sc runtime as an argument to a runtime task. The parameter enables configuration code (usually TCL) to use control flow that depend on the current 'index'. The parameter is used the run() function and is not intended for external use.


1.3.1.3. pdk

- Most OSS projects don't document well
- Address problem through automation
- Everything starts with the JSON schema
- Inspired by Sphinx, doxygen
- Make documentation a design principle
- Based on Sphinx auto-doc system
- Custom Python code for all scalable docs generators (schema, flows, tools, pdks, libraries, target).
- 338 pages of docs and counting!
- https://docs.siliconcompiler.com



v: latest -


### IDEA #9: Built-to-last



- Build to scale (LLVM inspired)
- Plan for 10 years
- Developer redundancy
- Ensure long term funding
- Make wise dependencies choices!
- Leverage others (surelog,OR,...)




### **Demonstrator #1**: Gallery of Python generated layouts





Heartbeat (FreePDK45)

GCD (FreePDK45)




Caravel (Sky130)






CVA6/Ariane (Sky130)




ZeroSoC (Sky130)



### **Demonstrator #2**: OpenROAD flow integration



### **Demonstrator #3**: Design of Experiments



#### Task:

• Select the settings that gives the best PPA for your design.

### **Experiment:**

- RTL2GDS flow using Yosys/Openroad
- Run N independent jobs for syn, place, cts, route.
- Built-in min step selects best one
- See examples/benchmark/benchmark.py

### **Conclusions:**

- 10X speedup demonstrated
- Static flowgraphs a good fit for CAD!
- Python multiprocessing "good enough"
- Manifest read/write overhead minimal
- Runs on SMP machines and in cloud



### **Summary**: This is just the beginning...

