

Select bidir diff test bus 'A' or 'B'
(JM/PR Pins 1-2 & 3-4 for Termination)
Bus 'A' = 1-3 & 2-4
Bus 'B' = 3-5 & 4-6

Shield Connections

R min output load R's (x8)


- * Redundant connectors facilitates daisy-chains connection between boards using standard CAT 5 cable assemblies with RJ45 connectors.
- * Provisions for redundant interface bus are also available, if populated.
- * NOTE: J14 DC input power Pin assigned swapped relative to the GEN2 version!!!

These bulk capacitors provide backup energy so the housekeeping rails do not collapse before the FPGA has a chance to disable the outputs.

NOTE: The VREF values are derived from the 3.3V LHC4913 regulator summing junction. These values will start to sag once the regulator input voltage falls below the necessary headroom value needed to properly maintain closed loop regulation.





Shield Connections
3AG 15 Amp, Slo-Blo Fuse (ea)
(Located on mating board)

Heat Sink Retention Holes




Design_Info_P1.SchDoc
U_Design_Info_P1

Design_Info_p2.SchDoc
U_Design_Info_p2




Current Monitor Lines

Cannot open file: C:\Users\TomO_Lapt\git\dbs\Sync\ALL_Albium_L1\branes\UMD_LOGO.png			
Title	LHCb UT 8-Channel Regulator Schematic -- GEN 3		Revision
Size	Number	TopLevelSchematic	
Date:	11/30/2020	Sheet of:	8
File:	C:\Users\JHBK_Top.SchDoc	Drawn By:	Tom O'Bannon



INH on LHC4913 (TP11):
 V < 0.8 V = Regulator ON
 V > 2.0 V = Regulator OFF

CHANNEL CONTROL BLOCK




Cannot open file:
 C:\Users\TomO_Lap
 og\Box
 Sync\ALL_Altium_Li
 branes\UMD_1000.
 png

Title:	LHCb UT 8-Channel Regulator Schematic -- GEN 3		
Size:	Number	Revision	A
C	Regulator Channel Circuit		
Date:	11/30/2020	Sheet of	2
File:	C:\Users\...RegulatorBIB_SchDoc	Drawn By:	Tom O'Bannon

18 Slots @ 33 mm pitch per SBC
(Preset 'Pilot' SBC Config)



Supports:
(a) distributed GBT-SCA daughter brds
(c) high density telemetry



Option 1
(2 x 2 SBC)

- Horizontal board orientation
- Mirrored Cooling manifold ports
 - Upper SBC's face up
 - Lower SBC's face down
- Outer Dimensions
 - 'x' = 65 cm
 - 'y' = 132 cm Tall
 - 'z' = 56 cm deep
- 18 or ~~14~~ slots per SBC

64 GBT-SCA user manual

13.2. POWER SUPPLY

The nominal power supply voltages are VDD = DVDD = AVDD = 1.5V.

The core logic is operational at a supply voltage (VDD) down to 1.2 V (at 25C).

The IO pad power supply (DVDD) works at 2.5V allowing to interface with 2.5V powered devices.

13.3. ABSOLUTE MAXIMUM POWER SUPPLY RATINGS

Table 13.1 shows the absolute minimum and maximum voltages for the three supplies power the GBT-SCA ASIC.

	MINIMUM	MAXIMUM
VDD	1.2V - 10%	1.5V + 10%
		DVDD + 0.3V
AVDD	1.5V - 10%	1.5V + 10%
		DVDD + 0.3V
DVDD	1.2V - 10%	3.3V

Table 13.1 – Maximum power supply ratings

- 1) Fuses should be 12 AMP Slo-Blo max (each)
- 2) Initial turn on procedure needed to make sure 3V3 and 1V5 rails are underspec at initial turn-on and then trimmed to the final desired values. (rotate pots xx turns in xxW direction to ensure setpoints are at lowest value for initial power-on.

13.5. POWER CONSUMPTION






Measured value at: DVDD = 1.5V, VDD = 1.5V, AVDD = 1.5V

SUPPLY	TYPICAL	MAXIMUM (at the TID peak of leakage)
VDD core	36 mA	63 mA
AVDD analog	0.5 mA	0.8 mA
DVDD Static supply current	7.1 mA	8.2 mA

Table 13.3 – GBT-SCA power consumption


Title *			
Size: C	Number*	Revision*	
Date: 11/30/2020	Time: 4:05:53 PM	Sheet* of *	
File: C:\Users\amms\Downloads\2019-09-05_hr_project\2019-09-05_hr_project\060_LV_Reg_WIP\Reg\ens_PCB_UPDATE			





Notes for Gen3 Updates regarding the Master-Slave channel configuration:

- (1) The slave channel Vos_gen needs to be DISABLED by the gateway (ie only the master gets the offset command signal at startup since the slaves are already following the master output synthetic summing junction)
- (2) The slave channel needs a jumper between J8 pins 15 to 16.




MASTER CHANNEL

1/2: 900 PF (i-slave comp)
 3/2: DNI
 3/5: Offset 470 Ohm resistor
 4/6: R_compensation
 5/6: C_compensation
 5/8: DNI ALT Ri (trim)
 7/8: DNI
 7/8: (a) = (b) = Current Limit Placeholder
 7/9: Trimmer Config
 (a) DNI
 (b) Ch Cfg Dependent
 (c) Ch Cfg Dependent

SLAVE CHANNEL

1/2: 900 PF (i-slave comp)
 3/2: DNI
 3/5: Offset 670 Ohm resistor
 4/6: R_compensation
 5/6: C_compensation
 5/8: DNI ALT Ri (trim)
 7/8: DNI
 7/8: (a) = (b) = Current Limit Placeholder
 7/9: Trimmer Config
 (a) DNI
 (b) Ch Cfg Dependent
 (c) Ch Cfg Dependent




MASTER CHANNEL


1/2: Slave Ch Comp
 (a) DNI
 (b) DNI
 3/4: 900 PF (i-slave comp)
 5/4: DNI
 5/7: Offset 470 Ohm resistor
 6/8: R_compensation
 7/8: C_compensation
 7/10: DNI ALT Ri (trim)
 9/8: DNI
 9/10: (a) = (b) = Current Limit Placeholder
 9/11: Trimmer Config
 (a) DNI
 (b) Ch Cfg Dependent
 (c) Ch Cfg Dependent
 13/14: OS gen Amp bias for SLAVE
 (a) DNI
 (b) DNI

SLAVE CHANNEL

1/2: Slave Ch Comp
 (a) 604 Ohm resistor
 (b) 4.7 nF capacitor
 3/4: 900 PF (i-slave comp)
 5/4: DNI
 5/7: Offset 680 Ohm resistor
 6/8: R_compensation
 7/8: C_compensation
 7/10: DNI ALT Ri (trim)
 9/8: DNI
 9/10: (a) = (b) = Current Limit Placeholder
 9/11: Trimmer Config
 (a) DNI
 (b) Ch Cfg Dependent
 (c) Ch Cfg Dependent
 13/14: OS gen Amp bias for SLAVE Ch
 (a) 1.1K Ohms
 (b) 3.4 K Ohms



Title		
Size	Number	Revision
C		
Date:	11/30/2020	Sheet of
File:	C:\Users\...Design_Info_p2_SchDoc	Drawn By:




This circuit provides an over-temperature indicator for the FPGA. This allows for a local temperature failsafe protection implemented by the FPGA so outputs can be turned off using the preferred sequence method.

These 4 FusesenseUVL modules perform an under-voltage sense for each of the fuse inputs.

The voltage threshold is determined by discrete components configured with a partial temperature compensation to reduce temperature effects. All other housekeeping voltage rails are inadequate for establishing a threshold since they are essentially derived from the 1.225V ref of the housekeeping LHC4913. This Vref is only guaranteed to be accurate when the input is above $3.3V + 0.5V$.

Cannot open file
 C:\Users\TomO_Lap
 op\Box
 Sync\ALL_Altium_Li
 braries\UMD_LOGO.
 png

Title			LHCb UT 8-Channel Regulator Schematic -- GEN 3		
Size	Number	Revision		A	
B	Failsafes				
Date:	11/30/2020	Sheet # of *	1 of 1		
File:	C:\Users\... \FAILSAFES.SchDoc	Drawn By:	Tom O'Bannon		




FPGA= ASP250-VQG100

BANK1 voltage selection --NOTE, Fuse file needs to agree with the selection!


For Ref:
 'N060 bank 0 --> 'N250 bank 0&1
 'N060 bank 1 --> 'N250 bank 2&3
 Labels are relative to the simpler 'N060 version of this FPGA

Option 1-Alt 1 (R44, R45, R46, R47)
 These options are pin-selectable for a dedicated side application board that uses a dual channel MAX444 ADC's.

DEBUG / TEST Connector



Telemetry and Control Mezzanine (TCM) Connector



(1) Termination Jumpers (optional) for the board located at both ends of the bus chain set of connections. (JMPR Pins 1-2 & 3-4 for termination)


BANK2 & 3 = 3.3V OR 1.5V power (config'd via R47 / R53)
BANK2 & 3 voltage selection --NOTE, 1.5V powered bank should operate with 1.5V logic levels, but can ACCEPT up to 3.6V MAX!!!

C-FPS-73
 40 MHz oscillator
 Max: 1.5V
 51.87 1250 ps at Newark
 Reference: 98R04-2003
 similar configs tested as recent as 2016
 TBD as of late for use (TBD range is 18.6kRad for 100MHz)

Option 1-Baseline (GRT SCA_SPI)
 These options are pin-selectable for a GRT SCA SPI single-ended I/O
 SCA_DATA_IN
 SCA_CLK_OUT
 SCA_RESET_OUT

Mat: BCS-125-L-D-TE

LICHUT 8-Channel Regulator Schematic - GEN 3			
Rev	Number	Revision	Author
1.0	1.0	1.0	A
1.0	1.0	1.0	A
1.0	1.0	1.0	A




Note: Output is constrained to V_BANK1 max
Output remains low until the input is above the defined threshold

DIP Switch adjusted value between 1200 and 2610 Ohms in 200 Ohm steps

Failsafe OverRide_BAR
(Switch = Closed = Failsafe Defeated)

Cannot open file
C:\Users\TomO_Lapt
op\Box
Sync\ALL_Altium_Li
braries\UMD_LOGO.
png

Title LHCb UT 8-Channel Regulator Schematic -- GEN 3		
Size B	Number Under Voltage Lockout (UVL)	Revision A
Date: 11/30/2020	Sheet # of * 1	Drawn By: Tom O'Bannon
File: C:\Users\...FuseSense.SchDoc		




Caution: V_RegRail input voltage must be restricted to < 5.6V at initial power on until pot P5 is adjusted

- 1/2 & 3/2: DNI
- 3/5: Rf 6.2K Ohms
- 4/6: 1200 Ohms
- 5/6: C_compensation 1nF
- 5/8: Ri (trim) 2K Ohms
- 7/6: DNI
- 7/8: (a) = (b) = DNI
- 7/9: Trimmer Config
 (a) 1.74K Ohms
 (b) 1K 3314G
 (c) 1K Ohms


Using the 1.5V regul to gen the Vref rails to improve Vdrop out margins

Cannot open file C:\Users\TomO_Lap... op\Box Sync\ALL_Altium_Li... braries\UMD_LOGO.png		Title LHCb UT 8-Channel Regulator Schematic -- GEN 3	
Size B	Number Housekeeping Power Rails	Revision A	
Date: 11/30/2020	Sheet # of #	* Tom O'Bannon	
File: C:\Users\..._Hskp_3v3_1V5_Vop_Regul_Sch.dwg	Drawn By:		




Cannot open file
 C:\Users\TomO_Lapt
 op\Box
 Sync\ALL_Altium_Li
 braries\UMD_LOGO.
 png

Title		LHCb UT 8-Channel Regulator Schematic -- GEN 3	
Size	Number	Revision	
B	i-Sense Monitor	A	
Date:	11/30/2020	Sheet # of *	
File:	C:\Users\...i_sense.SchDoc	Drawn By:	Tom O'Bannon



Cannot open file
 C:\Users\TomO_Lapt
 op\Box
 Sync\ALL_Altium_Li
 braries\UMD_LOGO.
 png

Title		LHCb UT 8-Channel Regulator Schematic -- GEN 3	
Size	Number	Revision	
B	Over-Temperature Failsafe	A	
Date:	11/30/2020	Sheet of	
File:	C:\Users\LOVT_Failsafe.SchDoc	Drawn By:	Tom O'Bannon



Each POT is common to 4 channels for the offset generator adjustment used to establish the initial start "pre" voltage pedestal!!!!

THEREFORE, EACH 4 channel group must be set to operate with the same output voltage!!!

Vos	Vout
1.775V	2.5V case
1.546V	1.5V case
1.483V	1.225V case

Using a 5K Trim POT common to 4 channels each!!!!

Cannot open file: C:\Users\TomO_Lap op\bin Sync\ALL_Albium_L1 branes\UMD_1.000 png		Title:	LHcb UT 8-Channel Regulator Schematic -- GEN 3	
Size:	Number:	Revision:	A	
C		Regulator Channels		
Date:	11/30/2020	Sheet# of #:	1	
File:	C:\Users\TomO_Lap\Regul_channek_SchDoc	Drawn By:	Tom O'Bannon	