The purpose of this project is to ease embedded systems development by providing a framework for the composition of interrelated and interdependent components whose memory behavior and use can be separately analyzed.
Platform: unknown CE; License: unknown
Reference: https://www.cse.wustl.edu/~mdeters/projects/middleware/